參數資料
型號： ORSO42G5-2BMN484C
廠商： Lattice Semiconductor Corporation
文件頁數： 63/153頁
文件大?。?/td> 0K
描述： IC TRANCEIVERS FPSC 680FPGAM
產品變化通告： Product Discontinuation 01/Aug/2011
標準包裝： 60
系列： *
Lattice Semiconductor
ORCA ORSO42G5 and ORSO82G5 Data Sheet
17
Figure 3. Top Level Overview, TX Path Logic, Single Channel
Receiver Architecture
The receiver section receives high-speed serial data at the external differential CML input pins. These data are fed
to the clock recovery section which generates a recovered clock and retimes the data. Therefore the receive clocks
are asynchronous between channels. The data are then optionally framed, reformatted, aligned and passed to the
FPGA logic in various parallel data formats.
The top level receiver architecture is shown in Figure 4. The main logical blocks in the receive path are:
Receive SERDES and 8:32 DEMUX.
SONET processing logic.
Input Port Controllers (IPCs) which contain the cell processing logic.
Depending on the mode of operation, the FPGA to backplane data path may include or bypass the various logical
blocks.
FPGA Logic
Embedded Core
SONET
Scrambler
TOH
Block
TX
FIFO
32:8
MUX
OPC2/
OPC8
Payload
Block
Cell Processing
SONET Processing
600 Mb/s
- 2.7 Gb/s
SERDES
8
LDIN
xck311
1:8
Demux
Legend:
TCK39x
TCK78x
TCK156x
TSYSCLKx[A:D]
x = A for Block A, B for Block B
SYSCLK 156 8 (*ORSO82G5 only)
Line Key:
311MHz from
Other Links
in Block
77.76 MHz
SYSCLK156x[1:2]
TSYSCLKx[A:D]
TCK39x
TCK156x
TCK78X
REFCLK (155.52MHz)
nominal
Logic Common to Block
311MHz
SERDES-Only Mode
SONET Mode
Cell Mode
Cell/SONET or All Modes
Data
from
FPGA
or SYSCLK156 8*
Divide
by 2
Divide
by 2
Divide
by 2
Divide
by 4
SONET
Scrambler
相關PDF資料
PDF描述
ORSO42G5-3BMN484C IC TRANCEIVERS FPSC 680FPGAM
ORT82G5-1FN680I IC TRANCEIVERS FPSC 680FPBGA
ORT82G5-2FN680I IC TRANCEIVERS FPSC 680FPBGA
VI-J4H-IW-F4 CONVERTER MOD DC/DC 52V 100W
VI-J4H-IW-F3 CONVERTER MOD DC/DC 52V 100W
相關代理商/技術參數
參數描述
ORSO42G5-2BMN484I 功能描述:FPGA - 現場可編程門陣列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
ORSO42G5-3BM484C 功能描述:FPGA - 現場可編程門陣列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
ORSO42G5-3BMN484C 功能描述:FPGA - 現場可編程門陣列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
ORSO42G5-EV 功能描述:可編程邏輯 IC 開發(fā)工具 Eval Brd ORSO42G5 RoHS:否 制造商:Altera Corporation 產品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓:
ORSO82G5 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:0.6 to 2.7 Gbps SONET Backplane Interface FPSCs
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*