參數(shù)資料
型號： OM13013,598
廠商： NXP Semiconductors
文件頁數(shù)： 14/61頁
文件大?。?/td> 0K
描述： BOARD DEMO IAR LPC1227 JLINKLITE
標(biāo)準(zhǔn)包裝： 1
類型： MCU
適用于相關(guān)產(chǎn)品： LPC1227
所含物品： 板
其它名稱： 568-6885
LPC122X
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 2 — 26 August 2011
21 of 61
NXP Semiconductors
LPC122x
32-bit ARM Cortex-M0 microcontroller
Bidirectional data transfer between masters and slaves.
Multi-master bus (no central master).
Arbitration between simultaneously transmitting masters without corruption of serial
data on the bus.
Serial clock synchronization allows devices with different bit rates to communicate via
one serial bus.
Serial clock synchronization can be used as a handshake mechanism to suspend and
resume serial transfer.
The I2C-bus can be used for test and diagnostic purposes.
The I2C-bus controller supports multiple address recognition and a bus monitor mode.
7.13 10-bit ADC
The LPC122x contains one ADC. It is a single 10-bit successive approximation ADC with
eight channels.
7.13.1 Features
10-bit successive approximation ADC.
Input multiplexing among 8 pins.
Power-down mode.
Measurement range 0 V to VDD(3V3).
10-bit conversion time of 257 kHz.
Burst conversion mode for single or multiple inputs.
Optional conversion on transition of input pin or counter/timer match signal.
Individual result registers for each ADC channel to reduce interrupt overhead.
7.14 Comparator block
The comparator block consists of two analog comparators.
7.14.1 Features
Up to six selectable external sources per comparator; fully configurable on either
positive or negative comparator input channels.
BOD 0.9 V internal reference voltage selectable on both comparators; configurable on
either positive or negative comparator input channels.
32-stage voltage ladder internal reference voltage selectable on both comparators;
configurable on either positive or negative comparator input channels.
Voltage ladder source voltage is selectable from an external pin or an internal 3.3 V
voltage rail if external power source is not available.
Voltage ladder can be separately powered down for applications only requiring the
comparator function.
Relaxation oscillator circuitry output for a feedback 555-style timer application.
Common interrupt connected to NVIC.
Comparator outputs selectable as synchronous or asynchronous.
相關(guān)PDF資料
PDF描述
R1D12-153.3/HP-R CONV DC/DC 1W 15VIN +/-3.3VOUT
RBM25DRUN CONN EDGECARD 50POS DIP .156 SLD
RGM08DRMN CONN EDGECARD 16POS .156 WW
R1D12-1524/HP-R CONV DC/DC 1W 15VIN +/-24VOUT
ASC06DRTH CONN EDGECARD 12POS .100 DIP SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
OM13014 制造商:NXP Semiconductors 功能描述:KIT DEV LPCXPRESSO LPC11U14 制造商:NXP Semiconductors 功能描述:LPC11U14, LPCXPRESSO, DEV KIT 制造商:NXP Semiconductors 功能描述:; Silicon Manufacturer:NXP; Core Architecture:ARM; Silicon Core Number:LPC11xxx ;RoHS Compliant: Yes
OM13014,598 功能描述:開發(fā)板和工具包 - ARM LPC11U14 Xpresso Board RoHS:否 制造商:Arduino 產(chǎn)品:Development Boards 工具用于評估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口類型:DAC, ICSP, JTAG, UART, USB 工作電源電壓:3.3 V
OM13014598 制造商:NXP Semiconductors 功能描述:KIT DEV LPCXPRESSO LPC11U14
OM13015,598 制造商:NXP Semiconductors 功能描述:- Boxed Product (Development Kits) 制造商:NXP Semiconductors 功能描述:USB Debug Board for EM773 Plug Meter Kit 制造商:NXP Semiconductors 功能描述:USB debug brd for EM773 plug meter kit 制造商:NXP 功能描述:USB Debug Board for EM773 Plug Meter Kit
OM13016 制造商:NXP Semiconductors 功能描述:BASEBOARD NGX LPCXPRESSO 制造商:NXP Semiconductors 功能描述:BASEBOARD, NGX, FOR LPCXPRESSO BOARD 制造商:NXP Semiconductors 功能描述:; Silicon Manufacturer:NXP; Features:BaseBoard to Evaluate the LPCXpresso Boards ;RoHS Compliant: Yes 制造商:NXP Semiconductors 功能描述:EVAL BRD, NGX LPCXPRESSO BASEBOARD; Silicon Manufacturer:NXP; Kit Contents:Board, USB Cable; Features:BaseBoard to Evaluate the LPCXpresso Boards ;RoHS Compliant: Yes
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*