- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361102 > NCP5214AMNR2G (ON SEMICONDUCTOR) 2−in−1 Notebook DDR Power Controller PDF資料下載
參數(shù)資料
| 型號： | NCP5214AMNR2G |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | 穩(wěn)壓器 |
| 英文描述： | 2−in−1 Notebook DDR Power Controller |
| 中文描述： | 3 A SWITCHING CONTROLLER, 460 kHz SWITCHING FREQ-MAX, DSO22 |
| 封裝： | LEAD FREE, DFN-22 |
| 文件頁數(shù)： | 23/31頁 |
| 文件大?。?/td> | 376K |
| 代理商： | NCP5214AMNR2G |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
NCP5214A
http://onsemi.com
23
Close loop system bandwidth can be calculated by:
R3
R1
VRAMP
Since the ramp amplitude of the PWM modulator has a
voltage feedforward function, the ramp amplitude is a
function of V
IN
which can be determined by:
VRAMP
1.25 V
Below are some guidelines for setting the compensation
components:
1. Set a value for R
1
between 2.0 k and 5.0 k .
2. Set a target for the close loop bandwidth which
should be less than 50% of the switching
frequency.
3. Pick compensation DC gain (R
3
/R
1
) for desired
close loop bandwidth.
4. Place 1st zero at half filter double pole.
5. Place 1st pole at ESR zero.
6. Place 2nd zero at filter double pole.
7. Place 2nd pole at half the switching frequency.
BW
VIN
1
2
L
COUT
(eq. 28)
0.045
(VIN5.0 V)
(eq. 29)
By using the above equations and guidelines, the
compensation components values can be determined by the
equations below:
R3
2
BW
VRAMP
R1
L
COUT
VIN
(eq. 30)
C2
2
L
COUT
R3
(eq. 31)
C1
C2
C2
COUT
R3
ESR
1
(eq. 32)
R4
R1
L
fSW
COUT
1
(eq. 33)
C3
1
R4
fSW
(eq. 34)
The modulator and filter gain, compensation gain, and
close loop gain asymptotic Bode plot can be drawn by the
calculated results to check the compensation gain and close
loop gain obtained. An example of asymptotic Bode plot is
shown in Figure 40.
The phase of the output filter can be calculated by:
Phase(Filter)
tan1(2 f
ESR
COUT)tan12 f
ESR
DCR
COUT
(2 f)2
L
COUT1
(eq. 35)
where the DCR of the inductor can be neglected if the DCR is small.
The phase of the Type III compensation network can be calculated by:
Phase(TypeIII)
90
°
tan1(2 f
R3
C2)tan12 f
R3
C1
C1
C3)
C2
C2
(eq. 36)
tan1(2 f
(R1
R4)
C3)tan1(2 f
R4
The close loop phase can be calculated by summing the
filter phase and compensation phase:
Phase(CloseLoop)
Phase(Filter)
Phase(TypeIII)
(eq. 37)
Then the close loop phase margin can be estimated by:
Phase(Margin)
Phase(CloseLoop)
( 180
°
)
(eq. 38)
It should be checked that closed loop gain has a 0 dB gain
crossing with 20 dB/decade slope and a phase margin of
45
°
or greater. The compensation components values may
require some adjustment to meet these requirements.
Besides, the compensation gain should be checked with the
error amplifier open loop gain to make sure that it is
bounded by the error amplifier open loop gain.
The poles and zeros locations and hence the
compensation network components values may need to be
further fine tuned after actual system testing and analysis.
Feedback Resistor Divider
The output voltage of the buck regulator can be adjusted
by the feedback resistor divider formed by R
1
and R
2
. Once
the value of R
1
is selected when determining the
compensation components, the value of R
2
can be obtained
by:
R2
0.8
VOUT0.8
R1
(eq. 39)
It is recommended to adjust the value of R
2
to finetune
the output voltage when it is necessary. The value of R
1
should not be changed since the compensation DC gain and
the 2
nd
zero break frequency of the compensation gain are
contributed by R
1
. If the value of R
1
is changed, the
compensation, the close loop bandwidth and phase margin,
and the system stability will be affected. Besides, it is
recommended to use resistors with at least 1% tolerance for
R
1
and R
2
.
SoftStart of Buck Regulator
A VDDQ softstart feature is incorporated in the device
to prevent surge current from power supply and output
voltage overshoot during power up. When VDDQEN,
VCCA, and VOCDDQ rise above their respective upper
threshold voltages, the external softstart capacitor C
SS
will be charged up by a constant current source, I
ss
. When
the softstart voltage (Vcss) rises above the SS_EN voltage
(
50 mV), the BGDDQ and TGDDQ will start switching
and VDDQ output will ramp up with VFBDDQ following
the softstart voltage. When the softstart voltage reaches
the SS_OK voltage (
Vref + 50 mV), the softstart of
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NCP5214 | 2-in-1 Notebook DDR Power Controller |
| NCP5214MNR2 | 2-in-1 Notebook DDR Power Controller |
| NCP5218 | 2−in−1 Notebook DDR Power Controller |
| NCP5218MNR2G | 2−in−1 Notebook DDR Power Controller |
| NCP5220 | 3−in−1 PWM Dual Buck and Linear Power Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NCP5214EVB | 功能描述:電源管理IC開發(fā)工具 ANA NCP5214 EVAL BRD RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V |
| NCP5214MNR2 | 功能描述:DC/DC 開關(guān)控制器 2-IN-1 NOTBOOK DDR CNTLR RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK |
| NCP5214MNR2G | 功能描述:DC/DC 開關(guān)控制器 2-IN-1 NOTBOOK DDR CNTLR RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK |
| NCP5215 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Dual Synchronous Buck Controller for Notebook Power System |
| NCP5215MNR2G | 功能描述:直流/直流開關(guān)轉(zhuǎn)換器 BUCK CONTROLLER RoHS:否 制造商:STMicroelectronics 最大輸入電壓:4.5 V 開關(guān)頻率:1.5 MHz 輸出電壓:4.6 V 輸出電流:250 mA 輸出端數(shù)量:2 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。