![](http://datasheet.mmic.net.cn/230000/NCP1381_datasheet_15596182/NCP1381_9.png)
NCP1381
http://onsemi.com
9
Figure 6.
V
CC
DRV
VCC
ON
VCC
OFF
100 ms
< 100 ms
Bunch Length Given by Timer
Bunch Length Given
by VCC
OFF
If V
CC
drops below VCC
OFF
during a portion where the timer
counts, pulses are immediately stopped and the latchoff phase
is entered. Here, in this example, the timer was set to 100 ms.
QuasiResonance Operation
QuasiResonance (QR) implies that the controller
permanently monitors the transformer core flux activity and
ensures Borderline Conduction Mode (BCM) operation.
That is to say, when the switch closes, the current ramps up
in the magnetizing inductance L
P
until it reaches a setpoint
imposed by the feedback loop. At this point, the power
switch opens and the energy transfers from the primary side
to the secondary (isolated) portion. The secondary diode is
now biased and the output voltage “flies back” to the
primary side, now demagnetizing the primary inductance
L
P
. When this current reaches zero, the transformer core is
said to be “reset” ( = 0). At this time, we can turn the
MOSFET on again to create a new cycle. Figure 7
and 8
portray the typical waveforms with their associated
captions. If a delay TW is introduced further to the core reset
detection and before biasing the power MOSFET, the drain
signal Vds(t) has the time to go through a minimum, also
called valley. Therefore, when we will finally reactivate the
power MOSFET, its draintosource voltage will be
minimum, reducing capacitive losses but also its
gatecharge value, since the Miller effect gets diminished at
low Vds.
Figure 7. Typical QuasiResonance
Waveform
TW
t
OFF
Leakage
Ringing
1st Valley
t
ON
Figure 8. Magnetizing Inductance Current
Waveforms
s
OFF
N
(V
out
V
f
)
L
P
s
ON
V
in
L
P
I
peak
ON
OFF
0
I
P
= 0
TW
The flux activity monitoring is actually made via an
auxiliary winding, obeying the law, V
aux
= N . d / dt.
Figure 9 describes how the detection is made, since the
signal obtained on the auxiliary winding is centered to zero.
Let’s split the events with their associated circuitry:
t
ON
The D flipflop output is high, the MOSFET is enhanced
and current growsup in the primary winding. This is the
on
portion of Figure 8, left side of the triangle. When the driver
output went high, its rising edge triggered a 8 s timer. This
8 s timer provides a true frequency clamp by driving the
Dinput of the flipflop. Now, when the peak current
reaches the level imposed by the feedback loop, a reset
occurs and the flipflop output comes low.
If for any reason the controller keeps the gate high
(DRV
out
) implying a t
ON
longer than 50 s, then all pulses
are stopped and the controller enters a safe, autorecovery,
restart mode. This condition can occur if the current sense
pin does not receive any signal from the sense resistor or if
a shortcircuit brings the CS pin to ground for instance.