- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359236 > MTD20N03HDL (飛思卡爾半導體(中國)有限公司) 1.5 A Switch-Mode Power Supply with Linear Regulator PDF資料下載
參數(shù)資料
| 型號： | MTD20N03HDL |
| 廠商： | 飛思卡爾半導體(中國)有限公司 |
| 英文描述： | 1.5 A Switch-Mode Power Supply with Linear Regulator |
| 中文描述： | 1.5開關模式電源，線性穩(wěn)壓器 |
| 文件頁數(shù)： | 12/38頁 |
| 文件大?。?/td> | 739K |
| 代理商： | MTD20N03HDL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
Analog Integrated Circuit Device Data
Freescale Semiconductor
12
34701
DYNAMIC ELECTRICAL CHARACTERISTICS
Boost Regulator
Boost Regulator MOSFET Maximum ON Time
(20)
t
ON
–
24
–
μ
s
Boost Regulator Control Loop Propagation Delay
(20)
t
BST_PD
–
50
–
ns
Boost Switching Node VBD Rise Time
(20)
IBST = 20 mA
t
B_RISE
–
5.0
ns
Boost Switching Node VBD Fall Time
(20)
IBST = 20 mA
t
B_FALL
–
3.0
–
ns
Linear Regulator (LDO)
Fault Condition Time-Out
t
FAULT
7.0
10
15
ms
Retry Timer Cycle
t
Ret
70
100
150
ms
Reset Monitor (
RST
)
Monitoring LFB Terminal Delay
t
D_RST_LFB
12
–
28
μ
s
Monitoring INV Terminal Delay
t
D_RST_INV
12
–
28
μ
s
SCA, SCL Terminal, I
2
C Bus (Standard)
SCL Clock Frequency
(20)
f
SCL
–
–
100
kHz
Bus Free Time Between a STOP and a START Condition
(20)
t
BUF
4.7
–
–
μ
s
Hold Time (Repeated) START Condition (After this period, the first clock
pulse is generated.)
(20)
t
HD-STA
4.0
–
–
μ
s
Low Period of the SCL Clock
(20)
t
LOW
4.7
–
–
μ
s
High Period of the SCL Clock
(20)
t
HIGH
4.0
–
–
μ
s
SDA Fall Time from VIH_MAX to VIL_MIN, Bus Capacitance 10 pF to 400
pF, 3.0 mA Sink Current
(20)
,
(22)
t
F
–
–
250
ns
Setup Time for a Repeated START Condition
(20)
t
SU-STA
4.7
–
–
μ
s
Data Hold Time for I
2
C Bus Devices
(20)
,
(21)
t
HD-DAT
0.0
–
–
μ
s
Data Setup Time
(20)
t
SU-DA
T
250
–
–
ns
Setup Time for STOP Condition
(20)
t
SU-STO
4.0
–
–
μ
s
Capacitive Load for Each Bus Line
(20)
C
B
–
–
400
pF
Notes
20.
21.
Design information only. This parameter is not production tested.
The device provides an internal hold time of at least 300 ns for the SDA signal (refer to the V
IH_MIN
of the SCL signal) to bridge the
undefined region of the falling edge of SCL.
VIH is High Level Voltage on I
2
C bus lines and VIL is Low Level Voltage on I
2
C bus lines
22.
Table 4.
Characteristics noted under conditions -40°C
≤
T
A
≤
85
°
C unless otherwise noted. Input voltages VIN1 = VIN2
= 3.3 V using
the typical application circuit (see
Figures 33
) unless otherwise noted.
DYNAMIC ELECTRICAL CHARACTERISTICS (continued)
Characteristic
Symbol
Min
Typ
Max
Unit
相關PDF資料 |
PDF描述 |
|---|---|
| MTD20N03HDL | TMOS POWER FET LOGIC LEVEL 20 AMPERES 30 VOLTS RDS(on) = 0.035 OHM |
| MTD20N03HL | HDTMOS E-FET High Density Power FET DPAK for Surface Mount |
| MTH-50 | Two-Way Power Dividers 1 - 100 MHz and 40 - 400 MHz |
| MTH-50PIN | Two-Way Power Dividers 1 - 100 MHz and 40 - 400 MHz |
| MTP3N60 | N - CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTOR |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MTD20N03HDLT4 | 制造商:ON Semiconductor 功能描述:Trans MOSFET N-CH 30V 20A 3-Pin(2+Tab) DPAK T/R |
| MTD20N03HL | 制造商:Motorola Inc 功能描述:20N03HL |
| MTD20N06 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:TMOS POWER FET 20 AMPERES 60 VOLTS RDS(on) = 0.080 OHM |
| MTD20N06HD | 制造商:ON Semiconductor 功能描述:Trans MOSFET N-CH 60V 20A 3-Pin(2+Tab) DPAK Rail 制造商:ON Semiconductor 功能描述:MOSFET N D-PAK |
| MTD20N06HD-1 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Power MOSFET 20 Amps, 60 Volts N−Channel DPAK |
發(fā)布緊急采購，3分鐘左右您將得到回復。