參數(shù)資料
型號: MTD10N10EL
廠商: MOTOROLA INC
元件分類: JFETs
英文描述: 10 A, 100 V, 0.22 ohm, N-CHANNEL, Si, POWER, MOSFET
文件頁數(shù): 5/10頁
文件大?。?/td> 252K
代理商: MTD10N10EL
MTD10N10EL
4
Motorola TMOS Power MOSFET Transistor Device Data
POWER MOSFET SWITCHING
Switching behavior is most easily modeled and predicted
by recognizing that the power MOSFET is charge controlled.
The lengths of various switching intervals (
t) are deter-
mined by how fast the FET input capacitance can be charged
by current from the generator.
The published capacitance data is difficult to use for calculat-
ing rise and fall because drain–gate capacitance varies great-
ly with applied voltage. Accordingly, gate charge data is used.
In most cases, a satisfactory estimate of average input current
(IG(AV)) can be made from a rudimentary analysis of the drive
circuit so that
t = Q/IG(AV)
During the rise and fall time interval when switching a resistive
load, VGS remains virtually constant at a level known as the
plateau voltage, VSGP. Therefore, rise and fall times may be
approximated by the following:
tr = Q2 x RG/(VGG – VGSP)
tf = Q2 x RG/VGSP
where
VGG = the gate drive voltage, which varies from zero to VGG
RG = the gate drive resistance
and Q2 and VGSP are read from the gate charge curve.
During the turn–on and turn–off delay times, gate current is not
constant. The simplest calculation uses appropriate values
from the capacitance curves in a standard equation for voltage
change in an RC network. The equations are:
td(on) = RG Ciss In [VGG/(VGG – VGSP)]
td(off) = RG Ciss In (VGG/VGSP)
The capacitance (Ciss) is read from the capacitance curve at a
voltage corresponding to the off–state condition when calcu-
lating td(on) and is read at a voltage corresponding to the on–
state when calculating td(off).
At high switching speeds, parasitic circuit elements com-
plicate the analysis. The inductance of the MOSFET source
lead, inside the package and in the circuit wiring which is
common to both the drain and gate current paths, produces a
voltage at the source which reduces the gate drive current.
The voltage is determined by Ldi/dt, but since di/dt is a func-
tion of drain current, the mathematical solution is complex.
The MOSFET output capacitance also complicates the
mathematics. And finally, MOSFETs have finite internal gate
resistance which effectively adds to the resistance of the
driving source, but the internal resistance is difficult to mea-
sure and, consequently, is not specified.
The resistive switching time variation versus gate resis-
tance (Figure 9) shows how typical switching performance is
affected by the parasitic circuit elements. If the parasitics
were not present, the slope of the curves would maintain a
value of unity regardless of the switching speed. The circuit
used to obtain the data is constructed to minimize common
inductance in the drain and gate circuit loops and is believed
readily achievable with board mounted components. Most
power electronic loads are inductive; the data in the figure is
taken with a resistive load, which approximates an optimally
snubbed inductive load. Power MOSFETs may be safely op-
erated into an inductive load; however, snubbing reduces
switching losses.
Figure 7. Capacitance Variation
GATE–TO–SOURCE OR DRAIN–TO–SOURCE VOLTAGE (VOLTS)
C,
CAP
ACIT
ANCE
(pF)
10
0
10
15
25
VGS
VDS
TJ = 25°C
VDS = 0 V
VGS = 0 V
1400
1000
0
20
Ciss
Coss
Crss
5
Ciss
Crss
1800
1200
200
1600
400
600
800
相關(guān)PDF資料
PDF描述
MTD10N10ELT4 10 A, 100 V, 0.22 ohm, N-CHANNEL, Si, POWER, MOSFET
MTD12N06EZLT4 12 A, 60 V, 0.18 ohm, N-CHANNEL, Si, POWER, MOSFET
MTD12N06EZLT4 12 A, 60 V, 0.18 ohm, N-CHANNEL, Si, POWER, MOSFET
MTD12N06EZL 12 A, 60 V, 0.18 ohm, N-CHANNEL, Si, POWER, MOSFET
MTD1312T4 25 A, 30 V, 0.016 ohm, N-CHANNEL, Si, POWER, MOSFET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MTD10N10EL_06 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:TMOS E−FET Power Field Effect Transistor DPAK for Surface Mount
MTD10N10ELT4 功能描述:MOSFET N-CH 100V 10A DPAK RoHS:否 類別:分離式半導(dǎo)體產(chǎn)品 >> FET - 單 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:MESH OVERLAY™ FET 型:MOSFET N 通道,金屬氧化物 FET 特點(diǎn):邏輯電平門 漏極至源極電壓(Vdss):200V 電流 - 連續(xù)漏極(Id) @ 25° C:18A 開態(tài)Rds(最大)@ Id, Vgs @ 25° C:180 毫歐 @ 9A,10V Id 時的 Vgs(th)(最大):4V @ 250µA 閘電荷(Qg) @ Vgs:72nC @ 10V 輸入電容 (Ciss) @ Vds:1560pF @ 25V 功率 - 最大:40W 安裝類型:通孔 封裝/外殼:TO-220-3 整包 供應(yīng)商設(shè)備封裝:TO-220FP 包裝:管件
MTD10N10ELT4G 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:TMOS E−FET Power Field Effect Transistor DPAK for Surface Mount
MTD1110 制造商:SHINDENGEN 制造商全稱:Shindengen Electric Mfg.Co.Ltd 功能描述:Stepping Motor Driver ICs
MTD1110-4101 功能描述:馬達(dá)/運(yùn)動/點(diǎn)火控制器和驅(qū)動器 VCEO=80 IO=2 PT=5 RoHS:否 制造商:STMicroelectronics 產(chǎn)品:Stepper Motor Controllers / Drivers 類型:2 Phase Stepper Motor Driver 工作電源電壓:8 V to 45 V 電源電流:0.5 mA 工作溫度:- 25 C to + 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HTSSOP-28 封裝:Tube