- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359235 > MT90823AL (ZARLINK SEMICONDUCTOR INC) 3V Large Digital Switch PDF資料下載
參數(shù)資料
| 型號(hào)： | MT90823AL |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 路由/交換 |
| 英文描述： | 3V Large Digital Switch |
| 中文描述： | TELECOM, DIGITAL TIME SWITCH, PQFP100 |
| 封裝： | 14 X 20 MM, 2.80 MM HEIGHT, MO-112CC, MQFP-100 |
| 文件頁數(shù)： | 16/46頁 |
| 文件大?。?/td> | 663K |
| 代理商： | MT90823AL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
MT90823
Data Sheet
16
Zarlink Semiconductor Inc.
Initialization of the MT90823
During power up, the TRST pin should be pulsed low, or held low continuously, to ensure that the MT90863 is in the
normal functional mode. A 5K pull-down resistor can be connected to this pin so that the device will not enter the
JTAG test mode during power up.
Upon power up, the contents of the connection memory can be in any state and the ODE pin should be held low to
keep all ST-BUS outputs in a high impedance state until the microprocessor has initialized the switching matrix.
To prevent two ST-BUS outputs from driving the same stream simultaneously, the microprocessor should program
the desired active paths through the switch and put all other channels into a high impedance state during the
initialization routine by using the block programming mode. In addition, the loopback bits in the connection memory
should be cleared for normal operation.
When this process is complete, the microprocessor controlling the matrices can bring the ODE pin or OSB bit high
to relinquish the high impedance state control to the OE bit in the connection memory.
Table 6 - Control (CR) Register Bits
Table 7 - Valid Address lines for Different Bit Rates
Bit
Name
Description
15 - 6
Unused
Must be zero for normal operation.
5
MBP
Memory Block Program.
When 1, the connection memory block programming
feature is ready for the programming of Connection Memory high bits, bit 11 to bit 15.
When 0, this feature is disabled.
4
MS
Memory Select.
When 0, connection memory is selected for read or write operations.
When 1, the data memory is selected for read operations and connection memory is
selected for write operations. (No microprocessor write operation is allowed for the
data memory.)
3 - 0
STA3-0
Stream Address Bits
. The binary value expressed by these bits refers to the input or
output data stream, which corresponds to the subsection of memory made accessible
for subsequent operations. (STA3 = MSB, STA0 = LSB)
Input/Output
Data Rate
Valid Address Lines
2.048 Mb/s
A4, A3, A2, A1, A0
4.096 Mb/s
A5, A4, A3, A2, A1, A0
8.192 Mb/s
A6, A5, A4 A3, A2, A1, A0
Read/Write Address:
Reset Value:
00
H
,
0000
H
.
7
6
5
4
3
2
1
0
8
9
10
11
12
13
STA0
STA1
STA2
STA3
14
15
MS
MBP
0
0
0
0
0
0
0
0
0
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90823AP | 3V Large Digital Switch |
| MT90826 | Quad Digital Switch |
| MT90826AG | Quad Digital Switch |
| MT90826AL | Quad Digital Switch |
| MT90826AL1 | Quad Digital Switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90823AL1 | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 2K X 2K/1K X 1K/512 X 512 3.3V 100MQFP - Trays 制造商:Microsemi Corporation 功能描述:PB FREE LOW VOLTAGE LARGE DIGITAL SWITCH 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL SWITCH 2048X2048 100MQFP 制造商:Microsemi Corporation 功能描述:IC DGTL SWITCH 2048X2048 100MQFP |
| MT90823AP | 制造商:Microsemi Corporation 功能描述: |
| MT90823AP1 | 制造商:Microsemi Corporation 功能描述:LOW VOL LARGE DIGITAL SWCH |
| MT90826 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Quad Digital Switch |
| MT90826AG | 制造商:Zarlink Semiconductor Inc 功能描述:SWIT FABRIC 4K X 4K/2K X 2K/1K X 1K 3.3V 160BGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。