- 您現(xiàn)在的位置：買賣IC網 > PDF目錄383644 > MT90500 (Mitel Networks Corporation) Multi-Channel ATM AAL1 SAR(多通道 ATM AAL1分段及重組設備（基于通訊總線的系統(tǒng)與ATM網絡的接口）) PDF資料下載
參數(shù)資料
| 型號： | MT90500 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Multi-Channel ATM AAL1 SAR(多通道 ATM AAL1分段及重組設備（基于通訊總線的系統(tǒng)與ATM網絡的接口）) |
| 中文描述： | 多通道自動柜員機AAL1特區(qū)（多通道自動柜員機AAL1分段及重組設備（基于通訊總線的系統(tǒng)與空中交通管理網絡的接口）） |
| 文件頁數(shù)： | 19/159頁 |
| 文件大?。?/td> | 514K |
| 代理商： | MT90500 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁
MT90500
19
3.
Pin Descriptions
I/O types are: Output (O), Input (I), Bidirectional (I/O), Power (PWR), or Ground (GND).
Input pad types are: TTL, CMOS, Differential, or Schmitt. The notations “PU” and “PD” are used, respectively,
to indicate that a pad has an internal pullup or pulldown resistor. TTL (5V) inputs are pulled-up to the 5V rail,
CMOS (3.3V) inputs are pulled-up to the 3.3V rail. These weak internal resistors should not be relied upon for
fast data transitions. The 3.3V CMOS inputs have a switching threshold of 1.6V, and tolerate input levels of up
to 5V; therefore they are 5V TTL compatible (with the exception of the TRISTATE pin, which is not 5V tolerant).
Output pad types are generally described by voltage and current capability. Output types used are: 3.3V, 4mA;
5V, 4mA; 5V, 12mA; and open-drain. A notation of “SR” indicates that the pad is slew-rate limited. 3.3V CMOS
outputs will satisfy 5V TTL input thresholds at the rated current.
Table 1 - Primary UTOPIA Bus Pins
Pin #
Pin Name
I/O
Type
Description
49, 48, 47, 46,
45, 44, 39, 38
PTXDATA[7:0]
O
5V, 4mA
Primary UTOPIA transmit data bus. Byte-wide data driven from MT90500 to PHY
device. Bit 7 is the MSB.
52
PTXSOC
O
5V, 4mA
Primary UTOPIA transmit start of cell signal. Asserted by the MT90500 when
PTXDATA[7:0] contains the first valid byte of the cell.
51
PTXEN
O
5V, 4mA
Primary UTOPIA transmit data enable. Active LOW signal asserted by the
MT90500 during cycles when PTXDATA[7:0] contains valid cell data.
53
PTXCLAV
I
TTL PU
Primary UTOPIA transmit cell available indication signal. For cell level flow
control, PTXCLAV is asserted by the PHY to indicate to the MT90500 that the
PHY can accept the transfer of a complete cell.
82
PTXCLK
I/O
TTL PU /
5V, 4mA
SR
Primary UTOPIA transmit clock. Data transfer & synchronization clock provided by
the MT90500 to the PHY for transmitting data on PTXDATA[7:0]; software
configurable (in Main Control Register at 0000h) to run at up to 25 MHz. Note that
this pin should be configured as an output for exact compliance with UTOPIA
Level 1, V2.01.
50
PTXPAR
O
5V, 4mA
Primary UTOPIA transmit parity. This signal is the odd parity bit over
PTXDATA[7:0].
57, 58, 59, 62,
63, 64, 65, 66
PRXDATA[7:0]
I
TTL PU
Primary UTOPIA receive data bus. Byte-wide data driven from the PHY to the
MT90500. PRXDATA[7] is the MSB.
56
PRXSOC
I
TTL PU
Primary UTOPIA receive start of cell signal. Asserted by the PHY when
PRXDATA[7:0] contains the first valid byte of a cell.
55
PRXEN
I
TTL PU
Primary UTOPIA bus data enable. Active LOW signal normally asserted by the
secondary SAR to indicate that PRXDATA[7:0], PRXSOC, and PRXCLAV will be
sampled at the end of the next clock cycle. If no secondary SAR is used, ground
this pin at the MT90500 and PHY devices. Note that the UTOPIA standard permits
this signal to be permanently asserted (see UTOPIA Level 1, V2.01, footnote 6).
54
PRXCLAV
I
TTL PU
Primary UTOPIA receive cell available indication signal. For cell level flow control,
PRXCLAV is asserted by the PHY to indicate it has a complete cell available for
transfer to the RX UTOPIA port.
79
PRXCLK
I
TTL PU
Primary UTOPIA bus receive clock. This clock, which can run at up to 25 MHz, is
provided by the secondary SAR device. If no secondary SAR is used, connect to
PTXCLK (this will provide exact compliance with the UTOPIA Level 1, V2.01
specification).
Refer to Figure 63 on page 139 for implementation details regarding the interface between two MT90500s and an external AAL5 SAR.
相關PDF資料 |
PDF描述 |
|---|---|
| MT90500 | Multi-Channel ATM AAL1 SAR |
| MT90500AL | Multi-Channel ATM AAL1 SAR |
| MT90502 | Multi-Channel AAL2 SAR(多通道 ATM AAL2分段及重組設備（基于通訊總線的系統(tǒng)與ATM網絡的接口）) |
| MT90732AP | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90732 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MT90500AL | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Multi-Channel ATM AAL1 SAR |
| MT90500AL-ENG1 | 制造商:Mitel Networks Corporation 功能描述: |
| MT90502 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR |
| MT90502_06 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR |
| MT90502AG | 制造商:Rochester Electronics LLC 功能描述: 制造商:Zarlink Semiconductor Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。