參數(shù)資料
型號: MT90220
廠商: Mitel Networks Corporation
英文描述: IC, MICREL LDO 5A ADJ VLT REG TO-2
中文描述: 八路IMA的/單向物理層設(shè)備
文件頁數(shù): 86/116頁
文件大?。?/td> 306K
代理商: MT90220
MT90220
78
7.12
Miscellaneous Registers Description
Tables 104 to 106 describe the
General Status
and
Test Register
.
Address (Hex):
Direct access
Reset Value (Hex):
206
10
Bit #
Type
Description
7:4
3
R
Device Revision Number: reads 0001.
Set when the UTOPIA output clock is missing or too slow. This latched bit is cleared by
writing a 0.
Set when the UTOPIA input clock is missing or too slow. This latched bit is cleared by
writing a 0.
Overflow of 1 or more of the TX UTOPIA FIFO.
Set when there is no free cell in TX Cell RAM. This latched bit is cleared by writing a 0.
R/W
2
R/W
1
0
R/W
R/W
Table 104 - General Status Register
Address (Hex):
Direct access
Reset Value (Hex):
O4E
00
Bit #
Type
Description
7:0
7:0
R
W
Reserved (different than written values).
Write 0x60 for normal operation.
Table 105 - Test 1 Register
Address (Hex):
Direct access
Reset Value (Hex):
0DA
00
Bit #
Type
Description
7:0
7
6
5:4
3
R
W
W
W
W
Reserved (different from written values).
Write 0 for normal operation.
Write 1 for normal operation.
Write 00 for normal operation
Write 1 before adding a link to an existing IMA group.
Write 0 when the link is reported in IMA mode.
Write 0 for normal operation.
Write IMA group number before adding a link to an IMA group.
2
W
W
1:0
Table 106 - Test 2 Register
相關(guān)PDF資料
PDF描述
MT90220AL Octal IMA/UNI PHY Device
MT90221 Quad IMA/UNI PHY Device
MT90221AL Quad IMA/UNI PHY Device
MT9041B T1/E1 System Synchronizer
MT9041BP T1/E1 System Synchronizer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT90220AL 制造商:Zarlink Semiconductor Inc 功能描述:I.C.
MT90220ALX01 制造商:Mitel Networks Corporation 功能描述:
MT90221 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Quad IMA/UNI PHY Device
MT90221AL 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Quad IMA/UNI PHY Device
MT90222 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:4/8/16 Port IMA/TC PHY Device