參數(shù)資料
型號: MT90220
廠商: Mitel Networks Corporation
英文描述: IC, MICREL LDO 5A ADJ VLT REG TO-2
中文描述: 八路IMA的/單向物理層設備
文件頁數(shù): 102/116頁
文件大小: 306K
代理商: MT90220
MT90220
94
9.1
The CPU Interface of the MT90220 supports both
the Motorola and Intel timing modes. No Mode
Select pin is required.
CPU Interface Timing
With Motorola devices, the Motorola R/W-signal is
connected to the UP_R/W* pin and the UP_OE* pin
is tied to ground. There is no DS signal and the
UP_CS* signal is taken to be qualified with the DS
signal.
When used with Intel devices, the READ-signal is
connected to the UP_OE* pin and the WRITE-signal
is connected to the UP_R/W* pin.
When performing a read operation, data is placed on
the bus immediately after UP_CS* is LOW for the
Motorola timing mode and after the UP_CS* and
UP_OE*signals are LOW for Intel timing.
When performing a write operation in Motorola
timing mode, the data is clocked into an MT90220
pre-load register on the rising edge of the UP_CS*
signal. In Intel timing mode, the data is clocked into
MT90220 pre-load register on the rising edge of the
UP_R/W* signal. Right after that transition, the data
is transferred to the MT90220’s internal register.
Writing data into the this register can take up 2
system clock cycles.
相關PDF資料
PDF描述
MT90220AL Octal IMA/UNI PHY Device
MT90221 Quad IMA/UNI PHY Device
MT90221AL Quad IMA/UNI PHY Device
MT9041B T1/E1 System Synchronizer
MT9041BP T1/E1 System Synchronizer
相關代理商/技術參數(shù)
參數(shù)描述
MT90220AL 制造商:Zarlink Semiconductor Inc 功能描述:I.C.
MT90220ALX01 制造商:Mitel Networks Corporation 功能描述:
MT90221 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Quad IMA/UNI PHY Device
MT90221AL 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Quad IMA/UNI PHY Device
MT90222 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:4/8/16 Port IMA/TC PHY Device