- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359233 > MT8941BE (ZARLINK SEMICONDUCTOR INC) Advanced T1/CEPT Digital Trunk PLL PDF資料下載
參數(shù)資料
| 型號： | MT8941BE |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 通信及網(wǎng)絡 |
| 英文描述： | Advanced T1/CEPT Digital Trunk PLL |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PDIP24 |
| 封裝： | PLASTIC, MS-011AA, DIP-24 |
| 文件頁數(shù)： | 9/27頁 |
| 文件大?。?/td> | 491K |
| 代理商： | MT8941BE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
MT8941B
Data Sheet
9
Zarlink Semiconductor Inc.
When MS2 is HIGH, the F0b pin provides the frame pulse output compatible with the ST-BUS format and locked to
the internal or external input signal as determined by the other mode select pins.
Table 4 summarizes the modes of the two DPLL. It should be noted that each of the major modes selected for DPLL
#2 can have any of the minor modes, although some of the combinations are functionally similar. The required
operation of both DPLL #1 and DPLL #2 must be considered when determining MS0-MS3.
Table 5 - Functions of the Bidirectional Signals in Each Mode
The direction and frequency of each of the bidirectional signals are listed in Table 5 for each of the given modes in
Table 4.
Jitter Performance and Lock-in Range
The output jitter of a DPLL is composed of the intrinsic jitter, measured when no jitter is present at the input, and the
output jitter resulting from jitter on the input signal. The spectrum of the intrinsic jitter for both DPLLs of the
MT8941B is shown in Figure 5. The typical peak-to-peak value for this jitter is 0.07UI. The transfer function, which
is the ratio of the output jitter to the input jitter (both measured at a particular frequency), is shown in Figure 6 for
DPLL #1 and Figure 7 for DPLL #2. The transfer function is measured when the peak-to-peak amplitude of the
sinusoidal input jitter conforms to the following:
10 Hz - 100 Hz : 13.6
μ
s
100 Hz - 10 kHz : 20 dB/decade roll-off
> 10 kHz : 97.2 ns
The ability of a DPLL to phase-lock the input signal to the reference signal and to remain locked depends upon its
lock-in range. The lock-in range of the DPLL is specified in terms of the maximum frequency variation in the 8 kHz
reference signal. It is also directly affected by the oscillator frequency tolerance. Table 6 lists different values for the
lock-in range and the corresponding oscillator frequency tolerance for DPLL #1 and DPLL #2. The smaller the
tolerance value, the larger the lock-in range.
Mode
#
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
Note: i: Input
o: Output
X: “don’t care” input. Connect to V
DD
or V
SS.
F0b
(kHz)
i:8
i:X
o:8
o:8
i:8
i:X
o:8
o:8
i:8
i:16
o:8
o:8
i:8
i:X
o:8
o:8
C4b
(MHz)
i:4.096
o:4.096
i:4.096
o:4.096
i:4.096
o:4.096
i:4.096
o:4.096
i:4.096
o:4.096
i:4.096
o:4.096
i:4.096
o:4.096
i:4.096
o:4.096
C8Kb
(kHz)
i:X
i:8
i:X
i:8
i:X
o:8
i:X
o:8
i:X
i:X
i:X
i:X
i:X
o:8
i:X
o:8
CVb
(MHz)
o:1.544
o:1.544
o:1.544
o:1.544
i:1.544
i:1.544
i:1.544
i:1.544
o:1.544
o:1.544
o:1.544
o:1.544
i:2.408
i:2.408
i:2.408
i:2.408
相關PDF資料 |
PDF描述 |
|---|---|
| MT8941BP | Advanced T1/CEPT Digital Trunk PLL |
| MT8941BP1 | Advanced T1/CEPT Digital Trunk PLL |
| MT8941BPR | Round Conductor Flat Cable, 3849/96 30 AWG, .033 (0.85) |
| MT8941BPR1 | Advanced T1/CEPT Digital Trunk PLL |
| MT8941 | CMOS ST-BUS⑩ FAMILY Advanced T1/CEPT Digital Trunk PLL |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MT8941BP | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Advanced T1/CEPT Digital Trunk PLL |
| MT8941BP1 | 制造商:Microsemi Corporation 功能描述:ADVANCED T1/CEPT DIG TRUNK PLL EOL160209 |
| MT8941BPR | 制造商:ZARLINK 功能描述: 制造商:Zarlink Semiconductor Inc 功能描述: |
| MT8941BPR1 | 制造商:Microsemi Corporation 功能描述:ADVANCED T1/CEPT DIG.TRUNK PLL EOL160209 |
| MT8950 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:ISO-CMOS ST-BUS⑩ FAMILY Data Codec |
發(fā)布緊急采購，3分鐘左右您將得到回復。