參數(shù)資料
型號(hào): MT5C1009
廠商: Electronic Theatre Controls, Inc.
英文描述: 128K x 8 SRAM WITH CHIP & OUTPUT ENABLE
中文描述: 128K的× 8的SRAM在芯片
文件頁(yè)數(shù): 5/17頁(yè)
文件大?。?/td> 254K
代理商: MT5C1009
SRAM
MT5C1009
Austin Semiconductor, Inc.
MT5C1009
Rev. 5.5 8/01
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
5
AC TEST CONDITIONS
Input pulse levels ................................... Vss to 3.0V
Input rise and fall times ....................................... 5ns
Input timing reference levels ............................. 1.5V
Output reference levels ..................................... 1.5V
Output load .............................. See Figures 1 and 2
NOTES
1.
All voltages referenced to V
SS
(GND).
2.
-2V for pulse width < 20ns
3.
I
is dependent on output loading and cycle rates.
The specified value applies with the outputs
unloaded, and f = 1 Hz.
t
RC (MIN)
4.
This parameter is guaranteed but not tested.
5.
Test conditions as specified with the output loading
as shown in Fig. 1 unless otherwise noted.
6.
are specified with CL = 5pF as in Fig. 2. Transition is
measured ±200mV typical from steady state voltage,
allowing for actual tester RC time constant.
t
LZCE,
t
LZWE,
t
LZOE,
t
HZCE,
t
HZOE and
t
HZWE
7.
At any given temperature and voltage condition,
t
HZCE is less than
t
LZCE, and
t
HZWE is less than
t
LZWE and
t
HZOE is less than
t
LZOE.
WE\ is HIGH for READ cycle.
Device is continuously selected. Chip enables and
output enables are held in their active state.
10. Address valid prior to, or coincident with, latest
occurring chip enable.
11.
8.
9.
t
RC = Read Cycle Time.
Fig. 1 Output Load
Equivalent
Fig. 2 Output Load
Equivalent
DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)
DESCRIPTION
CONDITIONS
+5V
Q
255
30
480
5 pF
+5V
Q
255
480
123
123
123
123
1234
1234
1234
1234
DON’T CARE
UNDEFINED
LOW Vcc DATA RETENTION WAVEFORM
SYMBOL
MIN
MAX
UNITS
NOTES
V
CC
for Retention Data
V
DR
2
---
V
I
CCDR1
*
0.75
mA
I
CCDR2
1.0
mA
Chip Deselect to Data
Retention Time
Operation Recovery Time
t
CDR
0
---
ns
4
t
R
t
RC
ns
4, 11
Data Retention Current
CE\ > (V
CC
- 0.2V)
V
IN
> (V
CC
- 0.2V)
or < 0.2V
V
CC
= 2V
123456123
123456123
123456123
123456123
123456123
123456789
123456789
123456789
123456789
123456789
DATA RETENTION MODE
V
DR
> 2V
4.5V
4.5V
V
DR
t
CDR
t
R
V
IH
V
IL
V
CC
CE1\
* Low Power, -20 device only
相關(guān)PDF資料
PDF描述
MT5C2564 SRAM
MT5C2564C-20 SRAM
MT5C2564C-25 SRAM
MT5C2564C-35 SRAM
MT5C2564C-45 SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT5C1009C-100/883C 制造商:Micross Components 功能描述:SRAM, 1MB - Rail/Tube
MT5C1009C-100/IT 制造商:Micross Components 功能描述:SRAM, 1MB - Rail/Tube
MT5C1009C-100/XT 制造商:Micross Components 功能描述:SRAM, 1MB - Rail/Tube
MT5C1009C-100L/883C 制造商:Micross Components 功能描述:SRAM, 1MB - Rail/Tube
MT5C1009C-100L/IT 制造商:Micross Components 功能描述:SRAM, 1MB - Rail/Tube