- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299522 > MT58L64V36PF-10 (CYPRESS SEMICONDUCTOR CORP) 64K X 36 STANDARD SRAM, 5 ns, PBGA165 PDF資料下載
參數(shù)資料
| 型號(hào)： | MT58L64V36PF-10 |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | SRAM |
| 英文描述： | 64K X 36 STANDARD SRAM, 5 ns, PBGA165 |
| 封裝： | FBGA-165 |
| 文件頁數(shù)： | 4/25頁 |
| 文件大?。?/td> | 647K |
| 代理商： | MT58L64V36PF-10 |
12
2Mb: 128K x 18, 64K x 32/36 Pipelined, SCD SyncBurst SRAM
Micron Technology, Inc., reserves the right to change products or specifications without notice.
MT58L128L18P_2.p65 – Rev. 8/00
2000, Micron Technology, Inc.
2Mb: 128K x 18, 64K x 32/36
PIPELINED, SCD SYNCBURST SRAM
NOTE: 1. X means “Don’t Care.” # means active LOW. H means logic HIGH. L means logic LOW.
2. For WRITE#, L means any one or more byte write enable signals (BWa#, BWb#, BWc# or BWd#) and BWE# are LOW or
GW# is LOW. WRITE# = H for all BWx#, BWE#, GW# HIGH.
3. BWa# enables WRITEs to DQa pins and DQPa. BWb# enables WRITEs to DQb pins and DQPb. BWc# enables WRITEs to
DQc pins and DQPc. BWd# enables WRITEs to DQd pins and DQPd. DQPa and DQPb are only available on the x18 and x36
versions. DQPc and DQPd are only available on the x36 version.
4. All inputs except OE# and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
5. Wait states are inserted by suspending burst.
6. For a WRITE operation following a READ operation, OE# must be HIGH before the input data setup time and held HIGH
throughout the input data hold time.
7. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.
8. ADSP# LOW always initiates an internal READ at the L-H edge of CLK. A WRITE is performed by setting one or more
byte write enable signals and BWE# LOW or GW# LOW for the subsequent L-H edge of CLK. Refer to WRITE timing
diagram for clarification.
TRUTH TABLE
OPERATION
ADDRESS CE# CE2# CE2
ZZ
ADSP# ADSC# ADV# WRITE# OE# CLK
DQ
USED
DESELECT Cycle, Power-Down
None
H
X
L
X
L
X
L-H
High-Z
DESELECT Cycle, Power-Down
None
L
X
L
X
L-H
High-Z
DESELECT Cycle, Power-Down
None
L
H
X
L
X
L-H
High-Z
DESELECT Cycle, Power-Down
None
L
X
L
H
L
X
L-H
High-Z
DESELECT Cycle, Power-Down
None
L
H
X
L
H
L
X
L-H
High-Z
SNOOZE MODE, Power-Down
None
X
H
X
High-Z
READ Cycle, Begin Burst
External
L
H
L
X
L
L-H
Q
READ Cycle, Begin Burst
External
L
H
L
X
H
L-H
High-Z
WRITE Cycle, Begin Burst
External
L
H
L
H
L
X
L
X
L-H
D
READ Cycle, Begin Burst
External
L
H
L
H
L
X
H
L
L-H
Q
READ Cycle, Begin Burst
External
L
H
L
H
L
X
H
L-H
High-Z
READ Cycle, Continue Burst
Next
X
L
H
L
H
L
L-H
Q
READ Cycle, Continue Burst
Next
X
L
H
L
H
L-H
High-Z
READ Cycle, Continue Burst
Next
H
X
L
X
H
L
H
L
L-H
Q
READ Cycle, Continue Burst
Next
H
X
L
X
H
L
H
L-H
High-Z
WRITE Cycle, Continue Burst
Next
X
L
H
L
X
L-H
D
WRITE Cycle, Continue Burst
Next
H
X
L
X
H
L
X
L-H
D
READ Cycle, Suspend Burst
Current
X
L
H
L
L-H
Q
READ Cycle, Suspend Burst
Current
X
L
H
L-H
High-Z
READ Cycle, Suspend Burst
Current
H
X
L
X
H
L
L-H
Q
READ Cycle, Suspend Burst
Current
H
X
L
X
H
L-H
High-Z
WRITE Cycle, Suspend Burst
Current
X
L
H
L
X
L-H
D
WRITE Cycle, Suspend Burst
Current
H
X
L
X
H
L
X
L-H
D
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT58L256L36FS-8.8 | 256K X 36 STANDARD SRAM, 7.5 ns, PQFP100 |
| MT58LC64K16E1S27BDC1 | 64K X 16 STANDARD SRAM, UUC75 |
| MT58LC64K16E1S27BDC3-8.5 | 64K X 16 STANDARD SRAM, 8.5 ns, UUC75 |
| MT58LC64K32C4LG-5L | 64K X 32 STANDARD SRAM, PQFP100 |
| MT5C1001DJ-17LPXT | 1M X 1 STANDARD SRAM, 17 ns, PDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT58L64V36PT-5 | 制造商:Micron Technology Inc 功能描述: |
| MT58L64V36PT-7.5 | 制造商:Micron Technology Inc 功能描述: |
| MT58LC128K18B4LG-8.5 | 制造商:Cypress Semiconductor 功能描述:128KX18 SRAM PLASTIC TQFP 3.3V |
| MT58LC128K18C6LG-7.5 | 制造商:Cypress Semiconductor 功能描述:EOL, REPLACE WITH MT58L128L18D |
| MT58LC128K18D9LG-10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x18 Fast Synchronous SRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。