參數(shù)資料
型號: MT48H16M16LFFG
廠商: Micron Technology, Inc.
英文描述: MOBILE SDRAM
中文描述: 移動SDRAM
文件頁數(shù): 21/58頁
文件大?。?/td> 1451K
代理商: MT48H16M16LFFG
21
256Mb: x16 Mobile SDRAM
MobileRamY26L_A.p65 – Pub. 5/02
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2002, Micron Technology, Inc.
256Mb: x16
MOBILE SDRAM
ADVANCE
WRITEs
WRITE bursts are initiated with a WRITE command,
as shown in Figure 13.
The starting column and bank addresses are pro-
vided with the WRITE command, and auto precharge
is either enabled or disabled for that access. If auto
precharge is enabled, the row being accessed is
precharged at the completion of the burst. For the ge-
neric WRITE commands used in the following illustra-
tions, auto precharge is disabled.
During WRITE bursts, the first valid data-in ele-
ment will be registered coincident with the WRITE com-
mand. Subsequent data elements will be registered on
each successive positive clock edge. Upon completion
of a fixed-length burst, assuming no other commands
have been initiated, the DQs will remain High-Z and
any additional input data will be ignored (see Figure
14). A full-page burst will continue until terminated.
(At the end of the page, it will wrap to the start address
and continue.)
Data for any WRITE burst may be truncated with a
subsequent WRITE command, and data for a fixed-
length WRITE burst may be immediately followed by
data for a WRITE command. The new WRITE command
can be issued on any clock following the previous WRITE
command, and the data provided coincident with the
new command applies to the new command. An ex-
Figure 15
WRITE to WRITE
ample is shown in Figure 15. Data
n
+ 1 is either the last
of a burst of two or the last desired of a longer burst. The
256Mb SDRAM uses a pipelined architecture and there-
fore does not require the 2
n
rule associated with a
prefetch architecture. A WRITE command can be initi-
ated on any clock cycle following a previous WRITE
command. Full-speed random write accesses within a
page can be performed to the same bank, as shown in
Figure 16, or each subsequent WRITE may be per-
formed to a different bank.
CLK
DQ
D
IN
n
T2
T1
T3
T0
COMMAND
ADDRESS
NOP
NOP
WRITE
D
IN
n
+ 1
NOP
BANK,
COL
n
Figure 14
WRITE Burst
CLK
DQ
T2
T1
T0
COMMAND
ADDRESS
NOP
WRITE
WRITE
BANK,
COL
n
BANK,
COL
b
D
IN
n
D
IN
n
+ 1
D
IN
b
NOTE:
DQM is LOW. Each WRITE command may
be to any bank.
DON’T CARE
Figure 13
WRITE Command
CS#
WE#
CAS#
RAS#
CKE
CLK
COLUMN
HIGH
ENABLE AUTO PRECHARGE
DISABLE AUTO PRECHARGE
ABANK
A0-A8: x16
A10
BA0,1
A9, A11: x16
相關(guān)PDF資料
PDF描述
MT49H16M18C 288Mb SIO REDUCED LATENCY(RLDRAM II)
MT49H16M18CFM-xx 288Mb SIO REDUCED LATENCY(RLDRAM II)
MT49H32M9C 288Mb SIO REDUCED LATENCY(RLDRAM II)
MT49H32M9CFM-xx 288Mb SIO REDUCED LATENCY(RLDRAM II)
MT4C1004J 4 Meg x 1 FPM DRAM(4 M x 1快速頁面模式動態(tài)RAM)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT48H16M16LFP-8 LXT 制造商:Micron Technology Inc 功能描述:16MX16 SSDRAM PLASTIC EXT TEMP PBF TSOP 1.8V - Trays
MT48H16M16LFTG-10 IT 制造商:Micron Technology Inc 功能描述:DRAM Chip Mobile SDRAM 256M-Bit 16Mx16 1.8V 54-Pin TSOP Tray
MT48H16M32L2B5-10 功能描述:IC SDRAM 512MBIT 100MHZ 90VFBGA RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 格式 - 存儲器:RAM 存儲器類型:SDRAM 存儲容量:256M(8Mx32) 速度:143MHz 接口:并聯(lián) 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應(yīng)商設(shè)備封裝:90-VFBGA(8x13) 包裝:托盤 其它名稱:Q2841869
MT48H16M32L2B5-10 IT 功能描述:IC SDRAM 512MBIT 100MHZ 90VFBGA RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 格式 - 存儲器:RAM 存儲器類型:SDRAM 存儲容量:256M(8Mx32) 速度:143MHz 接口:并聯(lián) 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應(yīng)商設(shè)備封裝:90-VFBGA(8x13) 包裝:托盤 其它名稱:Q2841869
MT48H16M32L2B5-10 IT TR 功能描述:IC SDRAM 512MBIT 100MHZ 90VFBGA RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:378 系列:- 格式 - 存儲器:閃存 存儲器類型:FLASH 存儲容量:8M(1M x 8,512K x 16) 速度:110ns 接口:并聯(lián) 電源電壓:2.7 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-CBGA 供應(yīng)商設(shè)備封裝:48-CBGA(7x7) 包裝:托盤