參數(shù)資料
型號(hào): MQ80C52XXX-25
廠商: TEMIC SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQFP44
文件頁(yè)數(shù): 143/198頁(yè)
文件大小: 4822K
代理商: MQ80C52XXX-25
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)當(dāng)前第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)
49
8111C–MCU Wireless–09/09
AT86RF231
7.2.1
State Control
The Extended Operating Mode states RX_AACK and TX_ARET are controlled via register bits
TRX_CMD (register 0x02, TRX_STATE), which receives the state transition commands. The
states are entered from TRX_OFF or PLL_ON state as illustrated by Figure 7-8 on page 48. The
completion of each state change command shall always be confirmed by reading the register
0x01 (TRX_STATUS).
RX_AACK - Receive with Automatic ACK
A state transition to RX_AACK_ON from PLL_ON or TRX_OFF is initiated by writing the com-
mand RX_AACK_ON to the register bits TRX_CMD. The state change can be confirmed by
reading register 0x01 (TRX_STATUS), those changes to RX_AACK_ON or BUSY_RX_AACK
on success. The latter one is returned if a frame is currently about being received.
The RX_AACK state is left by writing command TRX_OFF or PLL_ON to the register bits
TRX_CMD. If the AT86RF231 is within a frame receive or acknowledgment procedure
(BUSY_RX_AACK) the state change is executed after finish. Alternatively, the commands
FORCE_TRX_OFF or FORCE_PLL_ON can be used to cancel the RX_AACK transaction and
change into radio transceiver state TRX_OFF or PLL_ON, respectively.
TX_ARET - Transmit with Automatic Retry and CSMA-CA Retry
Similarly, a state transition to TX_ARET_ON from PLL_ON or TRX_OFF is initiated by writing
command TX_ARET_ON to register bits TRX_CMD. The radio transceiver is in the
TX_ARET_ON state after TRX_STATUS (register 0x01) changes to TX_ARET_ON. The
TX_ARET transaction is started with a rising edge of pin 11 (SLP_TR) or writing the command
TX_START to register bits TRX_CMD.
The TX_ARET state is left by writing the command TRX_OFF or PLL_ON to the register bits
TRX_CMD. If the AT86RF231 is within a CSMA-CA, a frame-transmit or an acknowledgment
procedure (BUSY_TX_ARET) the state change is executed after finish. Alternatively the com-
mand FORCE_TRX_OFF or FORCE_PLL_ON can be used to instantly terminate the TX_ARET
transaction and change into radio transceiver state TRX_OFF or PLL_ON, respectively.
Note
A state change request from TRX_OFF to RX_AACK_ON or TX_ARET_ON internally passes the state
PLL_ON to initiate the radio transceiver. Thus the readiness to receive or transmit data is delayed
accordingly. It is recommended to use interrupt IRQ_0 (PLL_LOCK) as an indicator.
相關(guān)PDF資料
PDF描述
MD80C52EXXX-20SB 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CDIP40
MD80C52EXXX-16SBD 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CDIP40
MD80C52EXXX-20SB 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CDIP40
MQ80C32E-36SC 8-BIT, 36 MHz, MICROCONTROLLER, CQFP44
MR80C52XXX-20:R 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQCC44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MQ82370-20 制造商:Rochester Electronics LLC 功能描述:- Bulk
MQ8238020 制造商:Intel 功能描述:CONTROLLER: OTHER
MQ82380-20 制造商:Rochester Electronics LLC 功能描述:- Bulk
MQ82380-20/R 制造商:Rochester Electronics LLC 功能描述:
MQ82592 制造商:Rochester Electronics LLC 功能描述:- Bulk