- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄26838 > MPC9600FAR2 (MOTOROLA INC) PLL BASED CLOCK DRIVER, 21 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 PDF資料下載
參數(shù)資料
| 型號： | MPC9600FAR2 |
| 廠商： | MOTOROLA INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | PLL BASED CLOCK DRIVER, 21 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 |
| 封裝： | PLASTIC, LQFP-48 |
| 文件頁數(shù)： | 1/12頁 |
| 文件大?。?/td> | 180K |
| 代理商： | MPC9600FAR2 |
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order Number: MPC9600/D
Rev. 2, 11/2001
MOTOROLA ADVANCED CLOCK DRIVERS DEVICE DATA
174
Low Voltage 2.5 V and 3.3 V
CMOS PLL Clock Driver
The MPC9600 is a low voltage 2.5 V or 3.3 V compatible, 1:21 PLL
based clock driver and fanout buffer. With output frequencies up to 200
MHz and output skews of 150 ps, the device meets the needs of the most
demanding clock tree applications.
Features:
Multiplication of input frequency by 2, 3, 4 and 6
Distribution of output frequency to 21 outputs organized in three output
banks: QA0-QA6, QB0-QB6, QC0-QC6, each fully selectable
Fully integrated PLL
Selectable output frequency range is 50 to 100 MHz and 100 to 200 MHz
Selectable input frequency range is 16.67 to 33 MHz and 25 to 50 MHz
LVCMOS outputs
Outputs disable to high impedance (except QFB)
LVCMOS or LVPECL reference clock options
48 lead QFP packaging
±50 ps cycle-to-cycle jitter
150 ps maximum output-to-output skew
200 ps maximum static phase offset window
The MPC9600 is a fully LVCMOS 2.5 V or 3.3 V compatible PLL clock
driver. The MPC9600 has the capability to generate clock signals of 50 to
200 MHz from clock sources of 16.67 to 50 MHz. The internal PLL is
optimized for this frequency range and does not require external loop filter
components. QFB provides an output for the external feedback path to
the feedback input FB_IN. The QFB divider ratio is configurable and de-
termines the PLL frequency multiplication factor when QFB is directly
connected to FB_IN. The MPC9600 is optimized for minimizing the prop-
agation delay between the clock input and FB_IN.
Three output banks of 7 outputs each bank can be individually configured to divide the VCO frequency by 2 or by 4. Combining
the feedback and output divider ratios, the MPC9600 is capable to multiply the input frequency by 2, 3, 4 and 6.
The reference clock is selectable either LVPECL or LVCMOS. The LVPECL reference clock feature allows the designer to use
LVPECL fanout buffers for the inner branches of the clock distribution tree. All control inputs accept LVCMOS compatible levels.
The outputs provide low impedance LVCMOS outputs capable of driving parallel terminated 50
transmission to VTT=VCC/2.
For series terminated lines the MPC9600 can drive two lines per output giving the device an effective total fanout of 1:42. With
guaranteed maximum output-to-output skew of 150 ps, the MPC9600 PLL clock driver meets the synchronization requirements
of the most demanding systems.
The VCCA analog power pin doubles as a PLL bypass select line for test purpose. When the VCCA is driven to GND the refer-
ence clock will bypass the PLL.
The device is packaged in a 48-lead LQFP package to provide optimum combination of board density and performance.
Rev 2
2
MPC9600
3.3 V OR 2.5 V
LOW VOLTAGE CMOS
PLL CLOCK DRIVER
FA SUFFIX
48–LEAD LQFP PACKAGE
CASE 932–03
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC9600FA | PLL BASED CLOCK DRIVER, 21 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 |
| MPC9608ACR2 | 9608 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC9608FAR2 | 9608 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC9608AC | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC961CFAR2 | 961 SERIES, PLL BASED CLOCK DRIVER, 17 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC9608 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:1:10 LVCMOS Zero Delay Clock Buffer |
| MPC9608AC | 功能描述:時鐘緩沖器 RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| MPC9608ACR2 | 功能描述:時鐘緩沖器 RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| MPC9608FA | 功能描述:時鐘緩沖器 3.3V 200MHz Clock Generator RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| MPC9608FAR2 | 制造商:Integrated Device Technology Inc 功能描述:ZERO DLY PLL CLOCK BFFR SGL 32LQFP - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。