- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69036 > MPC8560PXAPDB (FREESCALE SEMICONDUCTOR INC) 32-BIT, 833 MHz, RISC PROCESSOR, PBGA783 PDF資料下載
參數(shù)資料
| 型號： | MPC8560PXAPDB |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 833 MHz, RISC PROCESSOR, PBGA783 |
| 封裝： | 29 X 29 MM, 3.75 MM HEIGHT, 1 MM PITCH, FLIP CHIP, PLASTIC, BGA-783 |
| 文件頁數(shù)： | 73/108頁 |
| 文件大?。?/td> | 2170K |
| 代理商： | MPC8560PXAPDB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁當(dāng)前第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁
MPC8560 Integrated Processor Hardware Specifications, Rev. 3.1
Freescale Semiconductor
67
RapidIO
The eye pattern for a data signal is generated by making a large number of recordings of the signal and then
overlaying the recordings. The number of recordings used to generate the eye shall be large enough that further
increasing the number of recordings used does not cause the resulting eye pattern to change from one that complies
with the RapidIO transmit mask to one that does not. Each data signal in the interface shall be carrying random or
pseudo-random data when the recordings are made. If pseudo-random data is used, the length of the pseudo-random
sequence (repeat length) shall be long enough that increasing the length of the sequence does not cause the resulting
eye pattern to change from one that complies with the RapidIO transmit mask to one that does not comply with the
mask. The data carried by any given data signal in the interface may not be correlated with the data carried by any
other data signal in the interface. The zero-crossings of the clock associated with a data signal shall be used as the
timing reference for aligning the multiple recordings of the data signal when the recordings are overlaid.
While the method used to make the recordings and overlay them to form the eye pattern is not specified, the method
used shall be demonstrably equivalent to the following method. The signal under test is repeatedly recorded with a
digital oscilloscope in infinite persistence mode. Each recording is triggered by a zero-crossing of the clock
associated with the data signal under test. Roughly half of the recordings are triggered by positive-going clock
zero-crossings and roughly half are triggered by negative-going clock zero-crossings. Each recording is at least 1.9
UI in length (to ensure that at least one complete eye is formed) and begins 0.5 UI before the trigger point (0.5 UI
before the associated clock zero-crossing). Depending on the length of the individual recordings used to generate
the eye pattern, one or more complete eyes will be formed. Regardless of the number of eyes, the eye whose center
is immediately to the right of the trigger point is the eye used for compliance testing.
An example of an eye pattern generated using the above method with recordings 3 UI in length is shown in
Figure 45. In this example, there is no skew between the signal under test and the associated clock used to trigger
the recordings. If skew was present, the eye pattern would be shifted to the left or right relative to the oscilloscope
trigger point.
.
Figure 45. Example Driver Output Eye Pattern
13.3.2 RapidIO Receiver AC Timing Specifications
The RapidIO receiver AC timing specifications are provided in Table 50. A receiver shall comply with the
specifications for each data rate/frequency for which operation of the receiver is specified. Unless otherwise
specified, these specifications are subject to the following conditions.
0
+
–
V
OD
0.5 UI
1.0 UI
Oscilloscope
(Recording)
Trigger Point
Eye Pattern
Eye Used for
Compliance
Testing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC8560PXALDB | 32-BIT, 667 MHz, RISC PROCESSOR, PBGA783 |
| MPC8560CPXALFB | 32-BIT, 667 MHz, RISC PROCESSOR, PBGA783 |
| MPC866PCZP100 | 32-BIT, 100 MHz, RISC PROCESSOR, PBGA256 |
| MPC866TCZP100 | 32-BIT, 100 MHz, RISC PROCESSOR, PBGA256 |
| MPC866TZP133A | 32-BIT, 133 MHz, RISC PROCESSOR, PBGA357 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC8560PXAQFB | 功能描述:微處理器 - MPU PQ 3 DRACO-DRACOM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC8560PXAQFC | 功能描述:微處理器 - MPU PQ 3 DRACO-DRACOM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC8560VT667LB | 功能描述:微處理器 - MPU PQ 3 8560-DRACOM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC8560VT667LC | 功能描述:微處理器 - MPU PQ 3 8560-DRACOM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC8560VT833LB | 功能描述:微處理器 - MPU PQ 3 8560-DRACOM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。