
MPC8378E PowerQUICC II Pro Processor Hardware Specifications, Rev. 5
Freescale Semiconductor
50
11
Enhanced Secure Digital Host Controller (eSDHC)
This section describes the DC and AC electrical specifications for the eSDHC (SD/MMC) interface of the MPC8378E.
The eSDHC controller always uses the falling edge of the SD_CLK in order to drive the SD_DAT[0:3]/CMD as outputs and
sample the SD_DAT[0:3] as inputs. This behavior is true for both full- and high-speed modes.
Note that this is a non-standard implementation, as the SD card specification assumes that in high-speed mode, data is driven
at the rising edge of the clock.
Due to the special implementation of the eSDHC, there are constraints regarding the clock and data signals propagation delay
on the user board. The constraints are for minimum and maximum delays, as well as skew between the CLK and DAT/CMD
signals.
In full speed mode, there is no need to add special delay on the data or clock signals. The user should make sure to meet the
timing requirements as described further within this document.
If the system is designed to support both high-speed and full-speed cards, the high-speed constraints should be fulfilled. If the
systems is designed to operate up to 25 MHz only, full-speed mode is recommended.
11.1
eSDHC DC Electrical Characteristics
The following table provides the DC electrical characteristics for the eSDHC (SD/MMC) interface of the device.
11.2
eSDHC AC Timing Specifications (Full-Speed Mode)
This section describes the AC electrical specifications for the eSDHC (SD/MMC) interface of the device. The following table
provides the eSDHC AC timing specifications for full-speed mode as defined in
Figure 31 and
Figure 32.Table 46. eSDHC interface DC Electrical Characteristics
Parameter
Symbol
Condition
Min
Max
Unit
Input high voltage
VIH
—
0.625
OV
DD
OVDD +0.3
V
Input low voltage
VIL
—
–0.3
0.25
OV
DD
V
Input current
IIN
——
±30
A
Output high voltage
VOH
IOH = –100 uA,
at OVDD(min)
0.75
OV
DD
—V
Output low voltage
VOL
IOL = +100 uA,
at OVDD(min)
—
0.125
OV
DD
V
Table 47. eSDHC AC Timing Specifications for Full-Speed Mode
At recommended operating conditions OVDD = 3.3 V ± 165 mV.
Parameter
Min
Max
Unit
Note
SD_CLK clock frequency—full speed mode
fSFSCK
025
MHz
—
SD_CLK clock cycle
tSFSCK
40
—
ns
—
SD_CLK clock frequency—identification mode
fSIDCK
0400
KHz
—
SD_CLK clock low time
tSFSCKL
15
—
ns
SD_CLK clock high time
tSFSCKH
15
—
ns
SD_CLK clock rise and fall times
tSFSCKR/
tSFSCKF
—5
ns