- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4058 > MPC8360ECVVAGDGA (Freescale Semiconductor)IC MPU POWERQUICC II PRO 740TBGA PDF資料下載
參數(shù)資料
| 型號： | MPC8360ECVVAGDGA |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 36/102頁 |
| 文件大小： | 0K |
| 描述： | IC MPU POWERQUICC II PRO 740TBGA |
| 標(biāo)準(zhǔn)包裝： | 21 |
| 系列： | MPC83xx |
| 處理器類型： | 32-位 MPC83xx PowerQUICC II Pro |
| 速度： | 400MHz |
| 電壓： | 1.2V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 740-LBGA |
| 供應(yīng)商設(shè)備封裝： | 740-TBGA（37.5x37.5） |
| 包裝： | 托盤 |
| 配用： | MPC8360EA-MDS-PB-ND - KIT APPLICATION DEV 8360 SYSTEM MPC8360E-RDK-ND - BOARD REFERENCE DESIGN FOR MPC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當(dāng)前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
MPC8360E/MPC8358E PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications, Rev. 5
Freescale Semiconductor
39
Local Bus AC Electrical Specifications
This table describes the general timing parameters of the local bus interface of the device.
LUPWAIT input hold from local bus clock
tLBIXKH2
1.0
—
ns
LALE output fall to LAD output transition (LATCH hold time)
tLBOTOT1
1.5
—
ns
LALE output fall to LAD output transition (LATCH hold time)
tLBOTOT2
3.0
—
ns
LALE output fall to LAD output transition (LATCH hold time)
tLBOTOT3
2.5
—
ns
Local bus clock to LALE rise
tLBKHLR
—4.5
ns
—
Local bus clock to output valid (except LAD/LDP and LALE)
tLBKHOV1
—4.5
ns
—
Local bus clock to data valid for LAD/LDP
tLBKHOV2
—4.5
ns
Local bus clock to address valid for LAD
tLBKHOV3
—4.5
ns
Output hold from local bus clock (except LAD/LDP and LALE)
tLBKHOX1
1.0
—
ns
Output hold from local bus clock for LAD/LDP
tLBKHOX2
1.0
—
ns
Local bus clock to output high impedance for LAD/LDP
tLBKHOZ
—3.8
ns
Notes:
1. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for
inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tLBIXKH1 symbolizes local bus
timing (LB) for the input (I) to go invalid (X) with respect to the time the tLBK clock reference (K) goes high (H), in this case
for clock one (1). Also, tLBKHOX symbolizes local bus timing (LB) for the tLBK clock reference (K) to go high (H), with respect
to the output (O) going invalid (X) or output hold time.
2. All timings are in reference to rising edge of LSYNC_IN.
3. All signals are measured from OVDD/2 of the rising edge of LSYNC_IN to 0.4 × OVDD of the signal in question for 3.3-V
signaling levels.
4. Input timings are measured at the pin.
5. tLBOTOT1 should be used when RCWH[LALE] is not set and when the load on LALE output pin is at least 10 pF less than
the load on LAD output pins.
6. tLBOTOT2 should be used when RCWH[LALE] is set and when the load on LALE output pin is at least 10 pF less than the
load on LAD output pins.
7. tLBOTOT3 should be used when RCWH[LALE] is set and when the load on LALE output pin equals to the load on LAD output
pins.
8. For purposes of active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered
through the component pin is less than or equal to the leakage current specification.
Table 41. Local Bus General Timing Parameters—DLL Bypass Mode9
Parameter
Symbol1
Min
Max
Unit
Notes
Local bus cycle time
tLBK
15
—
ns
Input setup to local bus clock
tLBIVKH
7—
ns
Input hold from local bus clock
tLBIXKH
1.0
—
ns
LALE output fall to LAD output transition (LATCH hold time)
tLBOTOT1
1.5
—
ns
LALE output fall to LAD output transition (LATCH hold time)
tLBOTOT2
3—
ns
LALE output fall to LAD output transition (LATCH hold time)
tLBOTOT3
2.5
—
ns
Table 40. Local Bus General Timing Parameters—DLL Enabled (continued)
Parameter
Symbol1
Min
Max
Unit
Notes
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XPC8240LZU200E | MCU HOST PROCESSOR 352-TBGA |
| MPC862PZQ50B | IC MPU PWRQUICC 50MHZ 357-PBGA |
| MPC862PVR50B | IC MPU POWERQUICC 50MHZ 357PBGA |
| FMC26DREI | CONN EDGECARD 52POS .100 EYELET |
| MPC8270CZUQLDA | IC MPU POWERQUICC II 480-TBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC8360ECVVAGDHA | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications |
| MPC8360ECVVAGFGA | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications |
| MPC8360ECVVAGFHA | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications |
| MPC8360ECVVAJDG | 功能描述:微處理器 - MPU 8360 TBGA ENCRP NO-PB RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC8360ECVVAJDGA | 功能描述:微處理器 - MPU 8360 TBGA C ENC NO-PB RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。