- 您現在的位置：買賣IC網 > PDF目錄4077 > MPC8313EZQADDB (Freescale Semiconductor)MPU POWERQUICC II PRO 516-PBGA PDF資料下載
參數資料
| 型號： | MPC8313EZQADDB |
| 廠商： | Freescale Semiconductor |
| 文件頁數： | 10/99頁 |
| 文件大?。?/td> | 0K |
| 描述： | MPU POWERQUICC II PRO 516-PBGA |
| 標準包裝： | 40 |
| 系列： | MPC83xx |
| 處理器類型： | 32-位 MPC83xx PowerQUICC II Pro |
| 速度： | 267MHz |
| 電壓： | 0.95 V ~ 1.05 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 516-BBGA 裸露焊盤 |
| 供應商設備封裝： | 516-PBGAPGE（27x27） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁
MPC8313E PowerQUICC II Pro Processor Hardware Specifications, Rev. 4
18
Freescale Semiconductor
6.2.2
DDR and DDR2 SDRAM Output AC Timing Specifications
Table 20. DDR and DDR2 SDRAM Output AC Timing Specifications for Rev. 1.0 Silicon
Parameter
Symbol 1
Min
Max
Unit
Note
MCK[n] cycle time, MCK[n]/MCK[n] crossing
tMCK
610
ns
2
ADDR/CMD output setup with respect to MCK
tDDKHAS
ns
3
333 MHz
2.1
—
266 MHz
2.5
—
ADDR/CMD output hold with respect to MCK
tDDKHAX
ns
3
333 MHz
2.4
—
266 MHz
3.15
—
MCS[n] output setup with respect to MCK
tDDKHCS
ns
3
333 MHz
2.4
—
266 MHz
3.15
—
MCS[n] output hold with respect to MCK
tDDKHCX
ns
3
333 MHz
2.4
—
266 MHz
3.15
—
MCK to MDQS Skew
tDDKHMH
–0.6
0.6
ns
4
MDQ//MDM output setup with respect to
MDQS
tDDKHDS,
tDDKLDS
ps
5
333 MHz
800
—
266 MHz
900
—
MDQ//MDM output hold with respect to MDQS
tDDKHDX,
tDDKLDX
ps
5
333 MHz
900
—
266 MHz
1100
—
MDQS preamble start
tDDKHMP
–0.5
t
MCK – 0.6
–0.5
t
MCK + 0.6
ns
6
MDQS epilogue end
tDDKHME
–0.6
0.6
ns
6
Notes:
1. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for
inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. Output hold time can be read as DDR timing
(DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example,
tDDKHAS symbolizes DDR timing (DD) for the time tMCK memory clock reference (K) goes from the high (H) state until outputs
(A) are setup (S) or output valid time. Also, tDDKLDX symbolizes DDR timing (DD) for the time tMCK memory clock reference
(K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
2. All MCK/MCK referenced measurements are made from the crossing of the two signals ±0.1 V.
3. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ//MDM/MDQS.
4. Note that tDDKHMH follows the symbol conventions described in note 1. For example, tDDKHMH describes the DDR timing
(DD) from the rising edge of the MCK[n] clock (KH) until the MDQS signal is valid (MH). tDDKHMH can be modified through
control of the DQSS override bits in the TIMING_CFG_2 register. This is typically set to the same delay as the clock adjust
in the CLK_CNTL register. The timing parameters listed in the table assume that these 2 parameters have been set to the
same adjustment value. See the MPC8313E PowerQUICC II Pro Integrated Processor Family Reference Manual, for a
description and understanding of the timing modifications enabled by use of these bits.
5. Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC
(MECC), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the microprocessor.
6. All outputs are referenced to the rising edge of MCK[n] at the pins of the microprocessor. Note that tDDKHMP follows the
symbol conventions described in note 1.
相關PDF資料 |
PDF描述 |
|---|---|
| IDT7133LA20J | IC SRAM 32KBIT 20NS 68PLCC |
| MPC8313EVRADDB | MPU POWERQUICC II PRO 516-PBGA |
| IDT7143LA20JG | IC SRAM 32KBIT 20NS 68PLCC |
| MPC8315EVRAFDA | MPU POWERQUICC II PRO 620-PBGA |
| MPC8315CVRAFDA | MPU POWERQUICC II PRO 620-PBGA |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MPC8313EZQADDC | 功能描述:微處理器 - MPU 8313 REV2.2 PB W/ENC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC8313EZQAFD | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications |
| MPC8313EZQAFDA | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications |
| MPC8313EZQAFDB | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications |
| MPC8313EZQAFF | 功能描述:微處理器 - MPU 8313 PB PBGA W/ ENCR RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
發(fā)布緊急采購，3分鐘左右您將得到回復。