- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4077 > MPC8313EVRADDB (Freescale Semiconductor)MPU POWERQUICC II PRO 516-PBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | MPC8313EVRADDB |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 97/99頁 |
| 文件大?。?/td> | 0K |
| 描述： | MPU POWERQUICC II PRO 516-PBGA |
| 標(biāo)準(zhǔn)包裝： | 40 |
| 系列： | MPC83xx |
| 處理器類型： | 32-位 MPC83xx PowerQUICC II Pro |
| 速度： | 267MHz |
| 電壓： | 0.95 V ~ 1.05 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 516-BBGA 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 516-PBGAPGE（27x27） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁當(dāng)前第97頁第98頁第99頁
MPC8313E PowerQUICC II Pro Processor Hardware Specifications, Rev. 4
Freescale Semiconductor
97
1
3/2008
Replaced OVDD with NVDD everywhere
Added XCOREVDD and XPADVDD to Table 1
Moved VDD and VDDC to the top of the table before SerDes supplies in Table 2
In Table 2 split DDR row into two from total current requirement of 425 mA. One for DDR1 (131 mA)
and other for DDR2 (140 mA).
In Table 2 corrected current requirement numbers for NVDD from 27 mA to 74 mA, LVDD from 60 mA to
16 mA, LVDDA from 85 mA to 22 mA and LVDDB from 85 mA to 44 mA.
In Table 2 corrected Vdd and Vddc current requirements from 560 mA and 454 mA to 469 and 377 mA,
respectively. Corrected Avdd1 and Avdd2 current requirements from 10 mA to 2–3 mA, and
XCOREVDD from 100 mA to 170 mA.
In Table 2, added row stating junction temperature range of 0 to 105°C. Added footnote 2 stating GPIO
pins may operate from 2.5-V supply as well when configured for different functionality.
In Section 2.1.2, “Power Supply Voltage Specification,” added a note describing the purpose of Table 2.
In Section 3, “Power Characteristics,” added a note describing the purpose of Table 5.
Rewrote Section 2.2, “Power Sequencing,” and added Figure 3.
In Table 4, added “but do include core, USB PLL, and a portion of SerDes digital power...” to Note 1.
In Table 4 corrected “Typical power” to “Maximum power” in note 2 and added a note for Typical Power.
In Table 4 removed 266-MHz row as 266-MHz core parts are not offered.
In Table 5, moved Local bus typical power dissipation under LVdd.
Added Table 6 to show the low power mode power dissipation for D3warm mode.
In Table 8 corrected SYS_CLK_IN frequency range from 25–66 MHz to 24–66.67 MHz.
Added Section 8.4, “eTSEC IEEE 1588 AC Specifications”
In Table 42 changed minimum value of USB input hold tUSIXKH from 0 to 1ns
Added Table 43 and Table 44 showing USB clock in specifications
In Table 46, added rows for tLALEHOV, tLALETOT1, tLALETOT2, and tLALETOT3 parameters. Added
Figure 40.
In Table 50, removed row for rise time (tI2CR). Removed minimum value of tI2CF. Added note 5 stating
that the device does not follow the I2C-BUS Specifications version 2.1 regarding the tI2CF AC
parameter.
In Table 56, added a note stating: “This specification only applies to GPIO pins that are operating from
a 3.3-V supply. See Table 63 for the power supply listed for the individual GPIO signal.” [
Added Table 57 to show DC characteristics for GPIO pins supplied by a 2.5-V supply. Same as eTSEC
DC characteristics when operating at 2.5 V.
In Section 20, “Clocking,” corrected the sentence “When the device is configured as a PCI agent
device, PCI_SYNC_IN is the primary input clock.” to state “When the device is configured as a PCI
agent device, PCI_CLK is the primary input clock.”
Added “Value is decided by RCWLR[COREPLL]” to note 1 of Figure 57
Added paragraph and Figure 59 to Section 22.2, “PLL Power Supply Filtering.”
Added Section 22.4, “SerDes Block Power Supply Decoupling Recommendations
Removed the two figures on PCI undershoot/overshoot voltages and maximum AC waveforms from
Section 2.1.2, “Power Supply Voltage Specification,”
Table 73. Document Revision History (continued)
Rev.
Number
Date
Substantive Change(s)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT7143LA20JG | IC SRAM 32KBIT 20NS 68PLCC |
| MPC8315EVRAFDA | MPU POWERQUICC II PRO 620-PBGA |
| MPC8315CVRAFDA | MPU POWERQUICC II PRO 620-PBGA |
| MC68LC302CAF20CT | IC MPU MULTI PROTOCOL 100-LQFP |
| IDT70V05S15J8 | IC SRAM 64KBIT 15NS 68PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC8313EVRADDC | 功能描述:微處理器 - MPU 8313 REV2.2 W/ENC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC8313EVRAFD | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications |
| MPC8313EVRAFDA | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications |
| MPC8313EVRAFDB | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications |
| MPC8313EVRAFF | 功能描述:微處理器 - MPU 8313 NOPB PBGA W/ ENCR RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。