- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4094 > MPC8245ARVV400D (Freescale Semiconductor)IC MPU 32BIT 400MHZ 352-TBGA PDF資料下載
參數(shù)資料
| 型號： | MPC8245ARVV400D |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 53/68頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU 32BIT 400MHZ 352-TBGA |
| 標(biāo)準(zhǔn)包裝： | 24 |
| 系列： | MPC82xx |
| 處理器類型： | 32-位 MPC82xx PowerQUICC II |
| 速度： | 400MHz |
| 電壓： | 2.1V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 352-LBGA |
| 供應(yīng)商設(shè)備封裝： | 352-TBGA（35x35） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁當(dāng)前第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
MPC8245 Integrated Processor Hardware Specifications, Rev. 10
Freescale Semiconductor
57
Document Revision History
5
—
Section 4.1.2 — Added note 6 and related label for latching of the PLL_CFG signals.
Section 4.1.3 — Updated specifications for the input high and input low voltages of PCI_SYNC_IN.
Section 4.3 — Table 7, updated specifications for the voltage range of VDD for specific CPU
frequencies.
Section 4.3.1 — Table 8: Corrected typo for first number 1a to 1; Updated characteristics for the DLL
lock range for the default and remaining three DLL locking modes; Reworded note description for note
6. Replaced contents of Table 9 with bit descriptions for the four DLL locking modes. In Figures 7
through 10, updated the DLL locking mode graphs.
Section 4.3.2 — Table 10: Changed the name of references for timing parameters from
SDRAM_SYNC_IN to sys_logic_clk to be consistent with Figure 11. Followed the same change for
note 2.
Section 4.3.3— Table 11: Changed the name of references for timing parameters from
SDRAM_SYNC_IN to sys_logic_clk to be consistent with Figure 11. Followed the same change for
note 2.
Section 5.3 — Table 17: Removed extra listing of DRDY in Test/Configuration signal list and updated
relevant notes for signal in Memory Interface signal listing. Updated note #20. Added note 26 for the
signals of the UART interface.
Section 7.6 — Added reference to AN2128 application note that highlights the differences between the
MPC8240 and the MPC8245.
Section 7.7 — Added relevant notes to this section and updated Figure 29.
4
—
Section 1.4.1.2—Updated notes for GVDD, AVDD, AVDD2.
Section 1.5.1—Updated solder ball information to include lead-free (V V) balls.
Section 1.5.3—Updated Note 25 for QACK/DA0 signal. Added a sentence to Note 3.
Section 1.6 —Incorporated Note 19 into Note 12 and modified Tables 18 and 19 accordingly.
Section 1.9—Updated part marking nomenclature where appropriate to include the lead-free offering.
Replaced reference to PNS document MPC8245RZUPNS with MPC8245ARZUPNS.
3
—
Section 1.4.1.2—Figure 2: Updated Note 2 and removed ‘voltage regulator delay’ label since Section
1.7.2 is being deleted this revision. Added Figures 4 and 5 to show voltage overshoot and undershoot
of the PCI interface on the MPC8245.
Section 1.4.1.3—Table 3: Updated the maximum input capacitance from 7 to 16 pF based on
characterization data.
Section 1.4.3.1—Updated PCI_SYNC_IN jitter specifications to 200 ps.
Section 1.4.3.3—Table 11, item 12b: added the word ‘a(chǎn)ddress’ to help clarify which signals the spec
applies to. Figure 15: edited timing for items 12a0 and 12a2 to correspond with Table 11.
Section 1.5.3—Updated notes for the QACK/DA0 signal because this signal has been found to have
no internal pull resistor.
Section 1.6—Corrected note numbers for reference numbers 3,10,1B, and 1C of the PLL tables.
Updated PLL specifications for modes 7 and 1E.
Section 1.7.2—Removed this section since the information already exists in Section 1.4.1.5.
Section 1.7.4—Added the words ‘the clamping voltage’ to describe LVDD in the sixth paragraph.
Changed the QACK/DA0 signal from the list of signals having an internal pull-up resistor to the list of
signals needing a weak pull-up resistor to OVDD.
Section 1.9.1—Tables 21 thru 23: Added processor version register value.
Table 19. Revision History Table (continued)
Revision
Date
Substantive Change(s)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC8245ARZU400D | IC MPU 32BIT 400MHZ 352-TBGA |
| MPC860TCVR50D4 | IC MPU POWERQUICC 50MHZ 357PBGA |
| XC3S1500L-4FGG456C | SPARTAN-3A FPGA 1.5M STD 456FBGA |
| MPC860TCZQ50D4 | IC MPU POWERQUICC 50MHZ 357PBGA |
| FMC31DRYH-S734 | CONN EDGECARD 62POS DIP .100 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC8245ARZU400D | 功能描述:微處理器 - MPU INTEGRATED HOST PROC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC8245ARZU400D | 制造商:Freescale Semiconductor 功能描述:IC 32BIT MPU 400MHZ BGA-352 |
| MPC8245ARZU466D | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Part Number Specification for the MPC8245ARZUnnnX Series |
| MPC8245EC | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC8245 Integrated Processor Hardware Specifications |
| MPC8245ECS02AD | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC8245 Integrated Processor Hardware Specifications |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。