- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4094 > MPC8245ARVV400D (Freescale Semiconductor)IC MPU 32BIT 400MHZ 352-TBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | MPC8245ARVV400D |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 14/68頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU 32BIT 400MHZ 352-TBGA |
| 標(biāo)準(zhǔn)包裝： | 24 |
| 系列： | MPC82xx |
| 處理器類型： | 32-位 MPC82xx PowerQUICC II |
| 速度： | 400MHz |
| 電壓： | 2.1V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 352-LBGA |
| 供應(yīng)商設(shè)備封裝： | 352-TBGA（35x35） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
MPC8245 Integrated Processor Hardware Specifications, Rev. 10
Freescale Semiconductor
21
Electrical and Thermal Characteristics
Table 10. Input AC Timing Specifications
Num
Characteristic
Min
Max
Unit
Notes
10a
PCI input signals valid to PCI_SYNC_IN (input setup)
3.0
—
ns
1, 3
10b
Memory input signals valid to sys_logic_clk (input setup)
10b0
Tap 0, register offset <0x77>, bits 5–4 = 0b00
2.6
—
ns
2, 3, 6
10b1
Tap 1, register offset <0x77>, bits 5–4 = 0b01
1.9
—
10b2
Tap 2, register offset <0x77>, bits 5–4 = 0b10 (default)
1.2
—
10b3
Tap 3, register offset <0x77>, bits 5–4 = 0b11
0.5
—
10c
PIC, misc. debug input signals valid to sys_logic_clk
(input setup)
3.0
—
ns
2, 3
10d
I2C input signals valid to sys_logic_clk (input setup)
3.0
—
ns
2, 3
10e
Mode select inputs valid to HRST_CPU/HRST_CTRL (input setup)
9
× tCLK
—
ns
2, 3–5
11
Tos—SDRAM_SYNC_IN to sys_logic_clk offset time
0.4
1.0
ns
7
11a
sys_logic_clk to memory signal inputs invalid (input hold)
11a0
Tap 0, register offset <0x77>, bits 5–4 = 0b00
0
—
ns
2, 3, 6
11a1
Tap 1, register offset <0x77>, bits 5–4 = 0b01
0.7
—
11a2
Tap 2, register offset <0x77>, bits 5–4 = 0b10 (default)
1.4
—
11a3
Tap 3, register offset <0x77>, bits 5–4 = 0b11
2.1
—
11b
HRST_CPU/HRST_CTRL to mode select inputs invalid (input hold)
0
—
ns
2, 3, 5
11c
PCI_SYNC_IN to Inputs invalid (input hold)
1.0
—
ns
1, 2, 3
Notes:
1. All PCI signals are measured from OVDD/2 of the rising edge of PCI_SYNC_IN to 0.4 × OVDD of the signal in question for
3.3-V PCI signaling levels. See Figure 12.
2. All memory and related interface input signal specifications are measured from the TTL level (0.8 or 2.0 V) of the signal in
question to the VM = 1.4 V of the rising edge of the memory bus clock, sys_logic_clk. sys_logic_clk is the same as
PCI_SYNC_IN in 1:1 mode but is twice the frequency in 2:1 mode (processor/memory bus clock rising edges occur on every
rising and falling edge of PCI_SYNC_IN). See Figure 11.
3. Input timings are measured at the pin.
4. tCLK is the time of one SDRAM_SYNC_IN clock cycle.
5. All mode select input signals specifications are measured from the TTL level (0.8 or 2.0 V) of the signal in question to the
VM = 1.4 V of the rising edge of the HRST_CPU/HRST_CTRL signal. See Figure 13.
6. The memory interface input setup and hold times are programmable to four possible combinations by programming bits 5–4
of register offset <0x77> to select the desired input setup and hold times.
7. Tos represents a timing adjustment for SDRAM_SYNC_IN with respect to sys_logic_clk. Due to the internal delay present
on the SDRAM_SYNC_IN signal with respect to the sys_logic_clk inputs to the DLL, the resulting SDRAM clocks become
offset by the delay amount. To maintain phase-alignment of the memory clocks with respect to sys_logic_clk, the feedback
trace length of SDRAM_SYNC_OUT to SDRAM_SYNC_IN must be shortened to accommodate this range. The feedback
trace length is relative to the SDRAM clock output trace lengths. We recommend that the length of SDRAM_SYNC_OUT to
SDRAM_SYNC_IN be shortened by 0.7 ns because that is the midpoint of the range of Tos and allows the impact from the
range of Tos to be reduced. Additional analyses of trace lengths and SDRAM loading must be performed to optimize timing.
For details on trace measurements and the problem of Tos, refer to the Freescale application note AN2164,
MPC8245/MPC8241 Memory Clock Design Guidelines.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC8245ARZU400D | IC MPU 32BIT 400MHZ 352-TBGA |
| MPC860TCVR50D4 | IC MPU POWERQUICC 50MHZ 357PBGA |
| XC3S1500L-4FGG456C | SPARTAN-3A FPGA 1.5M STD 456FBGA |
| MPC860TCZQ50D4 | IC MPU POWERQUICC 50MHZ 357PBGA |
| FMC31DRYH-S734 | CONN EDGECARD 62POS DIP .100 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC8245ARZU400D | 功能描述:微處理器 - MPU INTEGRATED HOST PROC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC8245ARZU400D | 制造商:Freescale Semiconductor 功能描述:IC 32BIT MPU 400MHZ BGA-352 |
| MPC8245ARZU466D | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Part Number Specification for the MPC8245ARZUnnnX Series |
| MPC8245EC | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC8245 Integrated Processor Hardware Specifications |
| MPC8245ECS02AD | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC8245 Integrated Processor Hardware Specifications |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。