參數(shù)資料
型號： MPC7410VS450NE
廠商： Freescale Semiconductor
文件頁數(shù)： 6/56頁
文件大?。?/td> 0K
描述： IC MPU 32BIT 450MHZ 360-FCCLGA
標(biāo)準(zhǔn)包裝： 44
系列： MPC74xx
處理器類型： 32-位 MPC74xx PowerPC
速度： 450MHz
電壓： 1.5V
安裝類型： 表面貼裝
封裝/外殼： 360-CLGA，F(xiàn)CCLGA
供應(yīng)商設(shè)備封裝： 360-FCCLGA（25x25）
包裝： 托盤
MPC7410 RISC Microprocessor Hardware Specifications, Rev. 6.1
14
Freescale Semiconductor
Electrical and Thermal Characteristics
4.2.1
Clock AC Specifications
Table 7 provides the clock AC timing specifications as defined in Figure 3.
Figure 3 provides the SYSCLK input timing diagram.
Figure 3. SYSCLK Input Timing Diagram
Table 7. Clock AC Timing Specifications
At recommended operating conditions (see Table 3)
Characteristic
Symbol
Maximum Processor Core Frequency
Unit
Notes
400 MHz
450 MHz
500 MHz
Min
Max
Min
Max
Min
Max
Processor frequency
fcore
350
400
350
450
350
500
MHz
1
VCO frequency
fVCO
700
800
700
900
700
1000
MHz
1
SYSCLK frequency
fSYSCLK
33
133
33
133
33
133
MHz
1
SYSCLK cycle time
tSYSCLK
7.5
30
7.5
30
7.5
30
ns
—
SYSCLK rise and fall time
tKR and tKF
—
0.5
—
0.5
—
0.5
ns/V
2
SYSCLK duty cycle
measured at OVDD/2
tKHKL/tSYSCLK
40
60
40
60
40
60
%
3
SYSCLK jitter
—
±150
—
±150
—
±150
ps
4
Internal PLL-relock time
—
100
—
100
—
100
μs5
Notes:
1. Caution: The SYSCLK frequency and PLL_CFG[0:3] settings must be chosen such that the resulting SYSCLK (bus)
frequency, CPU (core) frequency, and PLL (VCO) frequency do not exceed their respective maximum or minimum operating
frequencies. Refer to the PLL_CFG[0:3] signal description in Section 8.1, “PLL Configuration,” for valid PLL_CFG[0:3]
settings.
2. Rise and fall times measurement are determined by the slew rates of the bus interface, rather than by time. As a result, the
0.5 ns rise/fall time spec of the 1.8- and 2.5-V bus interfaces is equivalent to the 1 ns rise/fall time of the 3.3-V bus interface.
Both interfaces required a 2 V/ns slew rate. The slew rate is measured as a 1-V change (from 0.2 to 1.2 V) in 0.5 ns for the
1.8- and 2.5-V bus interfaces, whereas the 3.3-V bus interface required a 2-V change (from 0.4 to 2.4 V) in 1 ns.
3. Timing is guaranteed by design and characterization.
4. This represents total input jitter—short- and long-term combined—and is guaranteed by design.
5. Relock timing is guaranteed by design and characterization. PLL-relock time is the maximum amount of time required for PLL
lock after a stable VDD and SYSCLK are reached during the power-on reset sequence. This specification also applies when
the PLL has been disabled and subsequently re-enabled during sleep mode. Also note that HRESET must be held asserted
for a minimum of 255 bus clocks after the PLL-relock time during the power-on reset sequence.
SYSCLK
VM
CVIH
CVIL
VM = Midpoint Voltage (OVDD/2)
tSYSCLK
tKR
tKF
tKHKL
相關(guān)PDF資料
PDF描述
IDT7007S15J IC SRAM 256KBIT 15NS 68PLCC
MPC7410VS450LE IC MPU 32BIT 450MHZ 360-FCCLGA
MPC7410VS400NE IC MPU 32BIT 400MHZ 360-FCCLGA
MC7447AVS867NB IC MPU RISC 867MHZ 360-FCCLGA
MC7447AVS600NB IC MPU RISC 600MHZ 360-FCCLGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC7410VS500LE 功能描述:微處理器 - MPU NITRO R1.4 105C PB FREE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC7441 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications
MPC7445 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications
MPC7447 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications
MPC7447A 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*