G-10
MPC561/MPC563 Reference Manual
MOTOROLA
DC Electrical Characteristics
51
QADC64 Reference Supply Current, DC
QADC64 Reference Supply Current, Transient
I
REF
I
REFT
—
500
4.0
A
mA
52
QADC64 ALT Reference Voltage 14
VARH
1.0
.75 * VDDA
V
53
Standby Supply Current
KAPWR only (4 MHz Crystal)
KAPWR only (20 MHz Crystal)
Measured @ 2.7 V
ISBKAPWR4
ISBKAPWR20
—
2.0
5
m
Α
m
Α
53a IRAMSTBY Regulator Current Data Retention
10Specified VDD applied (VDD, VDDH = VSS)
ISTBY
50 x 10-3
1.75
mA
53b IRAMSTBY Regulator Voltage for Data Retent
ion10, 15
(power-down mode) Specified VDD applied
VSTBY
1.35
1.95
V
54
DC Injection Current per Pin GPIO, TPU, MIOS, QSMCM,
EPEE and 5 V pins
4, 16, 17
IIC5
-1.0
1.0
mA
55
DC Injection Current per Pin 2.6 V
4, 17, 18, 19
IIC26
-1.0
1.0
mA
56
QADC64 Disruptive Input Current
17, 20
INA
- 3
3
mA
57
Power Dissipation – 66 MHz
PD
1.32
W
1 This characteristic is for 2.6-V output and 5-V input friendly pins.
2 This characteristic is for 5-V output and 5-V input pins.
3 0.3V > V
DDA or VDDH, whichever is greater.
4 Within this range, no significant injection will be seen. See QADC64 Disruptive Input Current (I
NA).
5 During reset all 2.6V and 2.6V/5V pads will leak up to 10
A to QVDDL if the pad has a voltage > QVDDL.
6 Maximum leakage occurs at maximum operating temperature. Current decreases by approximately one-half for each
8 to 12 °C, in the ambient temperature range of 50 to 125 °C.
7 All bus pins support two drive strengths capabilities, 25 pF and 50 pF. Current drive is less at the 25-pF
capacitive load. Both modes achieve 66-MHz timing.
8 Only IRQ, TPU, MIOS, GPIO, QADC (when digital inputs) and RESET pins have hysteresis, thus there is no hysteresis
specification on all other pins
9 Transient currents can reach 50mA.
10 KAPWR and IRAMSTBY can be powered-up prior to any other supply or at the same time as the other 2.6 V supplies.
IRAMSTBY must lead or coincide with VDD; however it can lag KAPWR.
11 This parameter is periodically sampled rather than 100% tested
12 Up to 0.5 V during power up/down.
13 To obtain full-range results, V
SSA ≤ VRL ≤ VINDC ≤ VRH ≤ VDDA
14 When using the QADC in legacy mode it is recommended to connect this pin to 2.6V or 3.3V, however it can be
connected to 0V or 5V without damage to the device.
16 All injection current is transferred to the V
DDH. An external load is required to dissipate this current to maintain the
power supply within the specified voltage range.
17 Absolute maximum voltage ratings for each pin (see Table G-1) must also be met during this condition. 18 Total injection current for all I/O pins on the chip must not exceed 20 mA (sustained current). Exceeding this limit can
cause disruption of normal operation.
19 Current refers to two QADC64 modules operating simultaneously.
20 Below disruptive current conditions, the channel being stressed has conversion values of 0x3FF for analog inputs
greater than VRH and 0x000 for values less than VRL. This assumes that VRH ≤ VDDA and VRL ≥ VSSA due to the
presence of the sample amplifier. Other channels are not affected by non-disruptive conditions.
Table G-4. DC Electrical Characteristics (continued)
Characteristic
Symbol
Min
Max
Unit