- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69036 > MPC5200CVR400B (FREESCALE SEMICONDUCTOR INC) 400 MHz, MICROPROCESSOR, PBGA272 PDF資料下載
參數(shù)資料
| 型號： | MPC5200CVR400B |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 400 MHz, MICROPROCESSOR, PBGA272 |
| 封裝： | 27 X 27 MM, 1.27 MM PITCH, ROHS COMPLIANT, PLASTIC, BGA-272 |
| 文件頁數(shù)： | 69/78頁 |
| 文件大?。?/td> | 1100K |
| 代理商： | MPC5200CVR400B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁當前第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁
System Design Information
MPC5200B Data Sheet, Rev. 1
Freescale Semiconductor
71
PCI_FRAME, PCI_TRDY, PCI_IRDY, PCI_DEVSEL, PCI_STOP, PCI_SERR, PCI_PERR, and
PCI_REQ.
5.3.3
Pull-up/Pull-down Requirements for MEM_MDQS Pins
(SDRAM)
The MEM_MDQS[3:0] signals are not used with SDR memories and require pull-up or pull-down
resistors in SDRAM mode.
5.3.4
.
Pull-up/Pull-down Requirements for MEM_MDQS Pins (DDR
16-bit Mode)
The MEM_MDQS[1:0] signals are not used in DDR 16-bit mode and require pull-down resistors.
5.4
JTAG
The MPC5200B provides the user an IEEE 1149.1 JTAG interface to facilitate board/system testing. It also
provides a Common On-Chip Processor (COP) Interface, which shares the IEEE 1149.1 JTAG port. The
COP Interface provides access to the MPC5200B's embedded Freescale (formerly Motorola) MPC603e
e300 processor. This interface provides a means for executing test routines and for performing software
development and debug functions.
5.4.1
JTAG_TRST
Boundary scan testing is enabled through the JTAG interface signals. The JTAG_TRST signal is optional
in the IEEE 1149.1 specification but is provided on all processors that implement the PowerPC
architecture. To obtain a reliable power-on reset performance, the JTAG_TRST signal must be asserted
during power-on reset.
5.4.1.1
JTAG_TRST and PORRESET
The JTAG interface can control the direction of the MPC5200B I/O pads via the boundary scan chain. The
JTAG module must be reset before the MPC5200B comes out of power-on reset; do this by asserting
JTAG_TRST before PORRESET is released.
For more details refer to the Reset and JTAG Timing Specification.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC5533MVZ80 | FLASH, 80 MHz, MICROCONTROLLER, PBGA324 |
| MPC5533MVM40 | FLASH, 40 MHz, MICROCONTROLLER, PBGA208 |
| MPC5533MZQ66 | FLASH, 66 MHz, MICROCONTROLLER, PBGA324 |
| MPC5533MVF80 | FLASH, 80 MHz, MICROCONTROLLER, PBGA208 |
| MPC5533MVZ40 | FLASH, 40 MHz, MICROCONTROLLER, PBGA324 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC5200CVR400B | 制造商:Freescale Semiconductor 功能描述:IC, 32BIT PROCESSOR |
| MPC5200CVR400BR2 | 制造商:Freescale Semiconductor 功能描述:MPU MPC52XX RISC 32BIT 400MHZ 2.5V/3.3V 272BGA - Tape and Reel |
| MPC5200CVR466B | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SDRAM/DDR Memory Controller |
| MPC5200ID | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MPC5200 Hardware Specifications |
| MPC5200VR400 | 功能描述:微處理器 - MPU NO-PB COMM 5200 400MHZ RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。