- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69036 > MPC5200CVR400B (FREESCALE SEMICONDUCTOR INC) 400 MHz, MICROPROCESSOR, PBGA272 PDF資料下載
參數(shù)資料
| 型號(hào)： | MPC5200CVR400B |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 400 MHz, MICROPROCESSOR, PBGA272 |
| 封裝： | 27 X 27 MM, 1.27 MM PITCH, ROHS COMPLIANT, PLASTIC, BGA-272 |
| 文件頁數(shù)： | 66/78頁 |
| 文件大小： | 1100K |
| 代理商： | MPC5200CVR400B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁當(dāng)前第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁
System Design Information
MPC5200B Data Sheet, Rev. 1
Freescale Semiconductor
69
Figure 51. Supply Voltage Sequencing
The relationship between VDD_IO_MEM and VDD_IO is non-critical during power-up and power-down
sequences. Both VDD_IO_MEM (2.5 V or 3.3 V) and VDD_IO are specified relative to VDD_CORE.
5.1.1
Power Up Sequence
If VDD_IO/VDD_IO_MEM are powered up with the VDD_CORE at 0V, the sense circuits in the I/O pads
will cause all pad output drivers connected to the VDD_IO/VDD_IO_MEM to be in a high-impedance
state. There is no limit to how long after VDD_IO/VDD_IO_MEM powers up before VDD_CORE must
power up. VDD_CORE should not lead the VDD_IO, VDD_IO_MEM or PLL_AVDD by more than 0.4
V during power ramp up or there will be high current in the internal ESD protection diodes. The rise times
on the power supplies should be slower than 1 microsecond to avoid turning on the internal ESD protection
clamp diodes.
The recommended power up sequence is as follows:
Use one microsecond or slower rise time for all supplies.
VDD_CORE/PLL_AVDD and VDD_IO/VDD_IO_MEM should track up to 0.9 V and then separate for
the completion of ramps with VDD_IO/VDD_IO_MEM going to the higher external voltages. One way
to accomplish this is to use a low drop-out voltage regulator.
1.5V
2.5V
3.3V
0
DC
Pow
e
r
Supply
V
o
lt
age
VDD_IO,
VDD_IO_MEM (SDR)
VDD_IO_MEM (DDR)
VDD_CORE,
PLL_AVDD
Note:
1. VDD_CORE should not exceed VDD_IO, VDD_IO_MEM or PLL_AVDD by more
than 0.4 V at any time, including power-up.
2. It is recommended that VDD_CORE/PLL_AVDD should track
VDD_IO/VDD_IO_MEM up to 0.9 V then separate for completion of ramps.
3. Input voltage must not be greater than the supply voltage (VDD_IO)
VDD_IO_MEM, VDD_CORE, or PLL_AVDD) by more than 0.5 V at any time,
1
2
Time
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC5533MVZ80 | FLASH, 80 MHz, MICROCONTROLLER, PBGA324 |
| MPC5533MVM40 | FLASH, 40 MHz, MICROCONTROLLER, PBGA208 |
| MPC5533MZQ66 | FLASH, 66 MHz, MICROCONTROLLER, PBGA324 |
| MPC5533MVF80 | FLASH, 80 MHz, MICROCONTROLLER, PBGA208 |
| MPC5533MVZ40 | FLASH, 40 MHz, MICROCONTROLLER, PBGA324 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC5200CVR400B | 制造商:Freescale Semiconductor 功能描述:IC, 32BIT PROCESSOR |
| MPC5200CVR400BR2 | 制造商:Freescale Semiconductor 功能描述:MPU MPC52XX RISC 32BIT 400MHZ 2.5V/3.3V 272BGA - Tape and Reel |
| MPC5200CVR466B | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SDRAM/DDR Memory Controller |
| MPC5200ID | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MPC5200 Hardware Specifications |
| MPC5200VR400 | 功能描述:微處理器 - MPU NO-PB COMM 5200 400MHZ RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。