- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄62585 > MM54C373/883B (NATIONAL SEMICONDUCTOR CORP) TTL/H/L SERIES, POSITIVE EDGE TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, CDIP20 PDF資料下載
參數(shù)資料
| 型號： | MM54C373/883B |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 鎖存器 |
| 英文描述： | TTL/H/L SERIES, POSITIVE EDGE TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, CDIP20 |
| 封裝： | CERAMIC, DIP-20 |
| 文件頁數(shù)： | 3/8頁 |
| 文件大?。?/td> | 168K |
| 代理商： | MM54C373/883B |
AC Electrical Characteristics
MM54C373MM74C373 TA e 25 C CL e 50 pF tr e tf e 20 ns unless otherwise noted
Symbol
Parameter
Conditions
Min
Typ
Max
Units
tpd0 tpd1
Propagation Delay
VCC e 5V CL e 50 pF
165
330
ns
LATCH ENABLE to Output
VCC e 10V CL e 50 pF
70
140
ns
VCC e 5V CL e 150 pF
195
390
ns
VCC e 10V CL e 150 pF
85
170
ns
tpd0 tpd1
Propagation Delay Data
LATCH ENABLE e VCC
In to Output
VCC e 5V CL e 50 pF
155
310
ns
VCC e 10V CL e 50 pF
70
140
ns
VCC e 5V CL e 150 pF
185
370
ns
VCC e 10V CL e 150 pF
85
170
ns
tSET-UP
Minimum Set-Up Time Data In
tHOLD e 0ns
to CLOCKLATCH ENABLE
VCC e 5V
70
140
ns
VCC e 10V
35
70
ns
fMAX
Maximum LATCH ENABLE
Frequency
VCC e 5V
35
67
MHz
VCC e 10V
45
90
MHz
tPWH
Minimum LATCH ENABLE
VCC 5V
75
150
ns
Pulse Width
VCC e 10V
55
110
ns
tr tf
Maximum LATCH ENABLE
VCC e 5V
NA
m
s
Rise and Fall Time
VCC e 10V
NA
m
s
t1H t0H
Propagation Delay OUTPUT
RL e 10k CL e 5pF
DISABLE to High Impedance
VCC e 5V
105
210
ns
State (from a Logic Level)
VCC e 10V
60
120
ns
tH1 tH0
Propagation Delay OUTPUT
RL e 10k CL e 50 pF
DISABLE to Logic Level
VCC e 5V
105
210
ns
(from High Impedance State)
VCC e 10V
45
90
ns
tTHL tTLH
Transition Time
VCC e 5V CL e 50 pF
65
130
ns
VCC e 10V CL e 50 pF
35
70
ns
VCC e 5V CL e 150 pF
110
220
ns
VCC e 10V CL e 150 pF
70
140
ns
CLE
Input Capacitance
LE Input (Note 2)
75
10
pF
COD
Input Capacitance
OUTPUT DISABLE
75
10
pF
Input (Note 2)
CIN
Input Capacitance
Any Other Input (Note 2)
5
75
pF
COUT
Output Capacitance
High Impedance
10
15
pF
State (Note 2)
CPD
Power Dissipation Capacitance
Per Package (Note 3)
200
pF
AC Parameters are guaranteed by DC correlated testing
3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MM54C374J/883 | CMOS SERIES, 8-BIT DRIVER, TRUE OUTPUT, CDIP20 |
| MM54C86J/883 | CMOS SERIES, QUAD 2-INPUT XOR GATE, CDIP14 |
| MM54C901J/883 | CMOS SERIES, HEX 1-INPUT INVERT GATE, CDIP14 |
| MM54C90W/883 | CMOS SERIES, ASYN NEGATIVE EDGE TRIGGERED 3-BIT UP DECADE COUNTER, CDFP14 |
| MM54C922J/883 | CMOS SERIES, 8-BIT ENCODER, CDIP18 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MM54C373J | 制造商:Texas Instruments 功能描述: |
| MM54C373J/883 | 制造商:National Semiconductor Corporation 功能描述:Latch Transparent 3-ST 8-CH D-Type 20-Pin CDIP |
| MM54C374 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Octal D-Type Latch Octal D-Type Flip-Flop |
| MM54C374J/883 | 制造商:National Semiconductor Corporation 功能描述:Flip Flop D-Type Bus Interface Pos-Edge 3-ST 1-Element 20-Pin CDIP Rail 制造商:National Semiconductor 功能描述:Flip Flop D-Type Bus Interface Pos-Edge 3-ST 1-Element 20-Pin CDIP Rail |
| MM54C42 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:BCD-to-Decimal Decoder |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。