- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄62585 > MM54C373/883B (NATIONAL SEMICONDUCTOR CORP) TTL/H/L SERIES, POSITIVE EDGE TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, CDIP20 PDF資料下載
參數(shù)資料
| 型號(hào)： | MM54C373/883B |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 鎖存器 |
| 英文描述： | TTL/H/L SERIES, POSITIVE EDGE TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, CDIP20 |
| 封裝： | CERAMIC, DIP-20 |
| 文件頁數(shù)： | 1/8頁 |
| 文件大?。?/td> | 168K |
| 代理商： | MM54C373/883B |
TLF5906
MM54C373MM74C373
TRI-STATE
Octal
D-Type
Latch
MM54C374MM74C374
TRI-STATE
Octal
D-Type
Flip-Flop
March 1988
MM54C373MM74C373 TRI-STATE
Octal D-Type Latch
MM54C374MM74C374 TRI-STATE Octal D-Type Flip-Flop
General Description
The MM54C373MM74C373 MM54C374MM74C374 are
integrated complementary MOS (CMOS) 8-bit storage ele-
ments with TRI-STATE outputs These outputs have been
specially designed to drive high capacitive loads such as
one might find when driving a bus and to have a fan out of 1
when driving standard TTL When a high logic level is ap-
plied to the OUTPUT DISABLE input all outputs go to a high
impedance state regardless of what signals are present at
the other inputs and the state of the storage elements
The MM54C373MM74C373 is an 8-bit latch When LATCH
ENABLE is high the Q outputs will follow the D inputs
When LATCH ENABLE goes low data at the D inputs
which meets the set-up and hold time requirements will be
retained at the outputs until LATCH ENABLE returns high
again
The MM54C374MM74C374 is an 8-bit D-type positive-
edge triggered flip-flop Data at the D inputs meeting the
set-up and hold time requirements is transferred to the Q
outputs on positive-going transitions of the CLOCK input
Both the MM54C373MM74C373 and the MM54C374
MM74C374 are being assembled in 20-pin dual-in-line pack-
ages with 0300
pin centers
Features
Y
Wide supply voltage range
3V to 15V
Y
High noise immunity
045 VCC (typ)
Y
Low power consumption
Y
TTL compatibility
Fan out of 1
driving standard TTL
Y
Bus driving capability
Y
TRI-STATE outputs
Y
Eight storage elements in one package
Y
Single CLOCKLATCH ENABLE and OUTPUT
DISABLE control inputs
Y
20-pin dual-in-line package with 0300
centers takes
half the board space of a 24-pin package
Connection Diagrams
MM54C373MM74C373
Dual-In-Line Package
TLF5906 – 1
Top View
Order Number MM54C373 or MM74C373
MM54C374MM74C374
Dual-In-Line Package
TLF5906 – 2
Top View
Order Number MM54C374 or MM74C374
TRI-STATE
is a registered trademark of National Semiconductor Corporation
C1995 National Semiconductor Corporation
RRD-B30M105Printed in U S A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MM54C374J/883 | CMOS SERIES, 8-BIT DRIVER, TRUE OUTPUT, CDIP20 |
| MM54C86J/883 | CMOS SERIES, QUAD 2-INPUT XOR GATE, CDIP14 |
| MM54C901J/883 | CMOS SERIES, HEX 1-INPUT INVERT GATE, CDIP14 |
| MM54C90W/883 | CMOS SERIES, ASYN NEGATIVE EDGE TRIGGERED 3-BIT UP DECADE COUNTER, CDFP14 |
| MM54C922J/883 | CMOS SERIES, 8-BIT ENCODER, CDIP18 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MM54C373J | 制造商:Texas Instruments 功能描述: |
| MM54C373J/883 | 制造商:National Semiconductor Corporation 功能描述:Latch Transparent 3-ST 8-CH D-Type 20-Pin CDIP |
| MM54C374 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Octal D-Type Latch Octal D-Type Flip-Flop |
| MM54C374J/883 | 制造商:National Semiconductor Corporation 功能描述:Flip Flop D-Type Bus Interface Pos-Edge 3-ST 1-Element 20-Pin CDIP Rail 制造商:National Semiconductor 功能描述:Flip Flop D-Type Bus Interface Pos-Edge 3-ST 1-Element 20-Pin CDIP Rail |
| MM54C42 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:BCD-to-Decimal Decoder |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。