- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45333 > ML9042-21DVWA (OKI ELECTRIC INDUSTRY CO LTD) 17 X 100 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC233 PDF資料下載
參數(shù)資料
| 型號： | ML9042-21DVWA |
| 廠商： | OKI ELECTRIC INDUSTRY CO LTD |
| 元件分類： | 顯示控制器 |
| 英文描述： | 17 X 100 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC233 |
| 封裝： | DIE-233 |
| 文件頁數(shù)： | 29/58頁 |
| 文件大?。?/td> | 558K |
| 代理商： | ML9042-21DVWA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
FEDL9042-01
OKI Semiconductor
ML9042-xx
35/58
N
ABE
Number of
display lines
Font size
Duty
Number of
biases
Number of
common signals
0
1
5
× 8
1/8
4
8
0
1
5
× 8
1/9
4
9
1
0
2
5
× 8
1/16
5
16
1
2
5
× 8
1/17
5
17
Note:
The execution time of this instruction is 37
s at an oscillation frequency (OSC) of 270
kHz.
7) CGRAM Address Setting
RS1
1
RS0
0
R/
W
0
DB7
0
DB6
1
DB5
C5
DB4
C4
DB3
C3
DB2
C2
DB1
C1
DB0
C0
Instruction code:
This instruction sets the CGRAM address to the data represented by the bits C5 to C0 (binary).
The CGRAM addresses are valid until DDRAM or ABRAM addresses are set.
The CPU writes or reads character patterns starting from the one represented by the CGRAM address bits C5 to
C0 set in the instruction code at that time.
Note: The execution time of this instruction is 37
s at an oscillation frequency (OSC) of 270 kHz.
8) DDRAM Address Setting
RS1
1
RS0
0
R/
W
0
DB7
1
DB6
D6
DB5
D5
DB4
D4
DB3
D3
DB2
D2
DB1
D1
DB0
D0
Instruction code:
This instruction sets the DDRAM address to the data represented by the bits D6 to D0 (binary).
The DDRAM addresses are valid until CGRAM or ABRAM addresses are set.
The CPU writes or reads character codes starting from the one represented by the DDRAM address bits D6 to
D0 set in the instruction code at that time.
In the 1-line mode (the “N” bit is “0”), the DDRAM address represented by bits D6 to D0 (binary) should be in
the range “00” to “4F” in hexadecimal.
In the 2-line mode (the “N” bit is “1”), the DDRAM address represented by bits D6 to D0 (binary) should be in
the range “00” to “27” or “40” to “67” in hexadecimal.
If an address other than above is input, the ML9042 cannot properly write a character code in or read it from the
DDRAM.
Note: The execution time of this instruction is 37
s at an oscillation frequency (OSC) of 270 kHz.
9) DDRAM/ABRAM/CGRAM Data Write
RS1
1
RS0
1
R/
W
0
DB7
E7
DB6
E6
DB5
E5
DB4
E4
DB3
E3
DB2
E2
DB1
E1
DB0
E0
Instruction code:
A character code (E7 to E0) is written to the DDRAM, Display-ON data (E7 to E0) to the ABRAM or a character
pattern (E7 to E0) to the CGRAM.
The DDRAM, ABRAM or CGRAM is selected at the preceding address setting.
After data is written, the address counter (ADC) is incremented or decremented as set by the Entry Mode
Setting instruction (see 3).
Note: The execution time of this instruction is 37
s at an oscillation frequency (OSC) of 270 kHz.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ML9044-51BCVWA | 17 X 120 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC175 |
| ML9044-XXACVWA | 17 X 120 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC189 |
| ML9044-XXBCVWA | 17 X 120 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC175 |
| ML9044A-XXACVWA | 17 X 120 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC189 |
| ML9203-01GA | 16 X 35 DOTS FLUORESCENT DSPL CTRL, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ML9042-54CVWA-5016 | 制造商:ROHM Semiconductor 功能描述:RHOML9042-54CVWA-5016 OKI LCD DRIVER |
| ML9044 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:DOT MATRIX LCD CONTROLLER DRIVER |
| ML9044A | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:DOT MATRIX LCD CONTROLLER DRIVER |
| ML9044A-XXACVWA | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:DOT MATRIX LCD CONTROLLER DRIVER |
| ML9044A-XXBCVWA | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:DOT MATRIX LCD CONTROLLER DRIVER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。