參數(shù)資料
型號： MK20X128VMD100R
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 微控制器/微處理器
英文描述： 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA144
封裝： 13 X 13 MM, MAPBGA-144
文件頁數(shù)： 8/74頁
文件大?。?/td> 1849K
代理商： MK20X128VMD100R
Table 6. Power consumption operating behaviors (continued)
Symbol
Description
Min.
Typ.
Max.
Unit
Notes
IDD_RUN
Run mode current — all peripheral clocks
disabled, code executing from flash
@ 1.8V
@ 3.0V
—
40
42
TBD
mA
IDD_RUN
Run mode current — all peripheral clocks
enabled, code executing from flash
@ 1.8V
@ 3.0V
—
55
56
TBD
mA
IDD_RUN_M
AX
Run mode current — all peripheral clocks
enabled and peripherals active, code executing
from flash
@ 1.8V
@ 3.0V
—
85
TBD
mA
IDD_WAIT
Wait mode high frequency current at 3.0 V — all
peripheral clocks disabled
—
35
TBD
mA
IDD_WAIT
Wait mode reduced frequency current at 3.0 V
— all peripheral clocks disabled
—
15
TBD
mA
IDD_STOP Stop mode current at 3.0 V
—
0.4
TBD
mA
IDD_VLPR Very-low-power run mode current at 3.0 V — all
peripheral clocks disabled
—
1.25
TBD
mA
IDD_VLPR Very-low-power run mode current at 3.0 V — all
peripheral clocks enabled
—
TBD
mA
IDD_VLPW Very-low-power wait mode current at 3.0 V
—
1.05
TBD
mA
IDD_VLPS
Very-low-power stop mode current at 3.0 V
—
50
TBD
μA
IDD_LLS
Low leakage stop mode current at 3.0 V
—
12
TBD
μA
IDD_VLLS3 Very low-leakage stop mode 3 current at 3.0 V
128KB RAM devices
64KB RAM devices
32KB RAM devices
—
8
6
5
TBD
μA
IDD_VLLS2 Very low-leakage stop mode 2 current at 3.0 V
—
4
TBD
μA
IDD_VLLS1 Very low-leakage stop mode 1 current at 3.0 V
—
2
TBD
μA
IDD_VBAT Average current when CPU is not accessing
RTC registers at 3.0 V
—
550
TBD
nA
1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See
each module's specification for its supply current.
2. 100MHz core and system clock, 50MHz bus and FlexBus clock, and 25MHz flash clock . MCG configured for FEI mode.
All peripheral clocks disabled.
3. 100MHz core and system clock, 50MHz bus and FlexBus clock, and 25MHz flash clock. MCG configured for FEI mode. All
peripheral clocks enabled, but peripherals are not in active operation.
4. 100MHz core and system clock, 50MHz bus and FlexBus clock, and 25MHz flash clock. MCG configured for FEI mode. All
peripheral clocks enabled, and peripherals are in active operation.
General
K20 Sub-Family Data Sheet Data Sheet, Rev. 4, 3/2011.
16
Preliminary
Freescale Semiconductor, Inc.
相關(guān)PDF資料
PDF描述
MK20N512VMD100R 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA144
MK20X512VMD100R RISC MICROCONTROLLER, PBGA144
MK20X512VLQ100R RISC MICROCONTROLLER, PQFP144
MK2304S-1ILF 2304 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8
MK2304S-1LF 2304 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MK20X256VLK100 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz
MK20X256VLL100 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz
MK20X256VLQ100 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz
MK20X256VMB100 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz
MK20X256VMC100 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*