- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄45328 > MK2069-04GI (INTEGRATED DEVICE TECHNOLOGY INC) 160 MHz, OTHER CLOCK GENERATOR, PDSO56 PDF資料下載
參數(shù)資料
| 型號(hào)： | MK2069-04GI |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | 160 MHz, OTHER CLOCK GENERATOR, PDSO56 |
| 封裝： | 6.10 MM, 0.50 MM PITCH, TSSOP-56 |
| 文件頁(yè)數(shù)： | 21/21頁(yè) |
| 文件大?。?/td> | 410K |
| 代理商： | MK2069-04GI |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)當(dāng)前第21頁(yè)
MK2069-04
VCXO-BASED UNIVERSAL CLOCK TRANSLATOR
VCXO AND SYNTHESIZER
IDT VCXO-BASED UNIVERSAL CLOCK TRANSLATOR
9
MK2069-04
REV J 051310
Setting the RPV, RV, FV and SV Divider Values
in the VCXO PLL
As shown in the loop bandwidth and damping factor
equations on page 6, or by using the filter response software
available from IDT, increasing FV or SV decreases both
bandwidth and damping factor. Many applications require
that SV = 1. In these cases, one way to decrease loop
bandwidth is to increase the value of FV, which is
accompanied by an increase in the value of RPV and/or RV
to maintain the same PLL frequency multiplication ratio.
However, the phase detector frequency, FPD, also needs to
be considered. FPD is equal to the input frequency divided
by the value of the RPV x RV. FPD should be typically at least
20x the loop bandwidth to prevent loop modulation (phase
noise) by the phase detector frequency. The phase detector
jitter tolerance limit (use 0.4UI) and input phase noise
frequency aliasing should be considerations as well.
Example Loop Filter Component Value
Notes:
1) This filter configuration assures a passband ripple compliant with Bellcore GR-1244-CORE to satisfy wander
transfer requirements (<0.2 dB ripple is required) of a network node. It can be used following a system synchronizer
such as the MT9045 to provide clock jitter attenuation while maintaining Stratum 3 compliance. A 155.52 MHz TCLK
output generated with the VCXO PLL configuration will be OC-3 and OC-12 timing jitter compliant.
2) This is a reduced cost and size variant of the above filter, due to the decreased size of CS. It is useful when
GR-1244-CORE compliance is not needed.
3) This configuration is used to generate a DS3 clock of 44.768 MHz at the TCLK output. This configuration is
GR-1244-CORE compliant when used following a system synchronizer.
4) Lowering the phase detector frequency, by increasing the value of the RPV and/or RV dividers and the FV divider,
will lower the loop bandwidth and/or decrease the size of CS for the same damping factor.
Loop Filter Capacitor Type
Loop filters must use specific types of capacitors.
Recommendations for these capacitors can be found at
Input Phase Compensation Circuit
The VCXO PLL includes a special input clock phase
compensation circuit. It is used when changing the phase of
the input clock, which might occur when selecting a new
reference input through the use of an external clock
multiplexer.
The phase compensation circuit allows the VCXO PLL to
quickly lock to the new input clock phase without producing
extra clock cycles or clock wander, assuming the new clock
is at the same frequency.
Input pin CLR controls the phase compensation circuit. CLR
must remain high for normal operation. When used in
Phase
Detector
Frequency
Xtal
Freq
(MHz)
SV
Div
VCLK
(MHz)
FV
Div
RSET
RS
CS
CP
Loop
BW
(-3dB)
Loop
Damp.
Passband
Peaking
Note
8 kHz
19.44
1
19.44
2430 1 M
560 k 1 F 4.7 nF 22 Hz
4.0
0.15dB at 1Hz
1
8 kHz
19.44
1
19.44
2430 1 M
560 k 0.1 F 4.7 nF 27 Hz
1.4
1.2dB at 6Hz
2
8 kHz
22.368
1
22.368 2796 1 M
680 k 1 F 4.7 nF 20 Hz
4.5
0.12dB at 1Hz
3
19.44 MHz
19.44
1
19.44
128
1 M
27 k
1
F
47 nF
25 Hz
0.85
1.8dB at 8Hz
4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MK20DN512ZVLL10 | RISC MICROCONTROLLER, PQFP100 |
| MK20DN512ZVLQ10 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144 |
| MK20DX128ZVMD10 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA144 |
| MK20DX128ZVMD10R | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA144 |
| MK20DX256ZVLQ10 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MK2069-04GILF | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 VCXO-BASED UNIVERSAL CLOCK TRANSLATOR RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MK2069-04GILFTR | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 VCXO-BASED UNIVERSAL CLOCK TRANSLATOR RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MK2069-04GITR | 功能描述:IC VCXO CLK TRANSLATOR 56-TSSOP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| MK206N 454634/1/MK | 制造商:NSF (CONTROLS) 功能描述:WAFER MK 2POLE 6 POS 制造商:NSF (CONTROLS) 功能描述:WAFER, MK, 2POLE, 6 POS 制造商:NSF (CONTROLS) 功能描述:WAFER, MK, 2POLE, 6 POS; For Use With:Rotary Switches; No. of Poles:2; No. of Positions:6; SVHC:No SVHC (19-Dec-2012); Contact Current @ Contact Voltage AC Max:500mA; Contact Current AC Max:5A; Contact Current DC Max:5A; Contact ;RoHS Compliant: Yes |
| MK206S 454634MK | 制造商:NSF (CONTROLS) 功能描述:WAFER MK 2POLE 6 POS 制造商:NSF (CONTROLS) 功能描述:WAFER, MK, 2POLE, 6 POS 制造商:NSF (CONTROLS) 功能描述:WAFER, MK, 2POLE, 6 POS; No. of Poles:2; No. of Positions:6; SVHC:No SVHC (19-Dec-2012); Contact Current @ Contact Voltage AC Max:500mA; Contact Current AC Max:5A; Contact Current DC Max:5A; Contact Current Rating:5A; Contact ;RoHS Compliant: Yes |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。