- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45328 > MK2069-04GI (INTEGRATED DEVICE TECHNOLOGY INC) 160 MHz, OTHER CLOCK GENERATOR, PDSO56 PDF資料下載
參數(shù)資料
| 型號(hào)： | MK2069-04GI |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | 160 MHz, OTHER CLOCK GENERATOR, PDSO56 |
| 封裝： | 6.10 MM, 0.50 MM PITCH, TSSOP-56 |
| 文件頁數(shù)： | 1/21頁 |
| 文件大?。?/td> | 410K |
| 代理商： | MK2069-04GI |
DATASHEET
VCXO-BASED UNIVERSAL CLOCK TRANSLATOR
MK2069-04
IDT VCXO-BASED UNIVERSAL CLOCK TRANSLATOR
1
MK2069-04
REV J 051310
Description
The MK2069-04 is a VCXO (Voltage Controlled Crystal
Oscillator) based clock generator that features a PLL
(Phase-Locked Loop) input reference divider and feedback
divider that have a wide numeric range selectable by the
user. This enables a complex PLL multiplication ratio that
can be used for translation between clock frequency
standards.
The on-chip VCXO produces a stable, low jitter output clock
using a phase detector frequency down to 8 kHz or lower.
This means the MK2069-04 can translate between clock
frequencies that have a low common denominator, such as
the 8 kHz frame clock common with telecom standards. The
MK2069-04 also provides jitter attenuation of the input
clock and can accept a low input frequency as well.
The device is optimized for user configurability by providing
access to all major PLL divider functions. No power-up
programming is needed as configuration is pin selected.
External VCXO loop filter components provide an additional
level of user configurability.
The MK2069-04 includes a lock detector (LD) output that
serves as a clock status monitor. The clear (CLR) input
enables rapid synchronization to the phase of a newly
selected input clock.
Features
Input clock frequency <1 kHz to 170 MHz
Output clock frequency of 500 kHz to 160 MHz
Clock translation examples:
T1 (1.544 MHz) to/from E1 (2.048 MHz)
T3 (44.736 MHz) to/from E3 (34.368 MHz)
OC-3 (155.52 MHz) to/from T1 (1.544 MHz)
CCIR-601 (27 MHz) to/from SMPTE 274M (74.125
MHz)
Jitter attenuation of input clock provided by VCXO circuit.
Jitter transfer characteristics user configured through
external loop filter component selection.
Low jitter and phase noise generation.
PLL lock status output
PLL Clear function allows seamless synchronizing to an
altered input clock phase
2nd PLL provides frequency translation of VCXO PLL
output (VCLK) to a higher or alternate output frequency
(TCLK).
Device will free-run in the absence of an input clock
based on VCXO frequency.
56-pin TSSOP package
Single 3.3 V power supply
5 V tolerant clock input
Pb (lead) free package
Block Diagram
C h arge
Pum p
VC XO
P u lla b le
xtal
VC LK
X2
X1
ISET
4
VD D
4
CL R
LF
FV D iv ide r
1 to 40 96
RV
Div id e r
2 to 40 97
SV
Div id e r
1,2,12 ,1 6
IC L K
RV 1 1 :0
12
P has e
Detecto r
VC XO
PLL
FT D iv id e r
2 to 16, ev en o n ly
ST
Div id e r
2, 16
VC O
T ra n slato r
PL L
SV1 :0
2
F V 11:0
FT 2 :0
3
ST
TC L K
OE V
OE T
LD
OE L
GN D
RCL K
OE R
Loc k D e te c tor
12
LD R
LF R
RP V
Div id e r
1, 8
RP V
LD C
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MK20DN512ZVLL10 | RISC MICROCONTROLLER, PQFP100 |
| MK20DN512ZVLQ10 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144 |
| MK20DX128ZVMD10 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA144 |
| MK20DX128ZVMD10R | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA144 |
| MK20DX256ZVLQ10 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MK2069-04GILF | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 VCXO-BASED UNIVERSAL CLOCK TRANSLATOR RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MK2069-04GILFTR | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 VCXO-BASED UNIVERSAL CLOCK TRANSLATOR RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MK2069-04GITR | 功能描述:IC VCXO CLK TRANSLATOR 56-TSSOP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| MK206N 454634/1/MK | 制造商:NSF (CONTROLS) 功能描述:WAFER MK 2POLE 6 POS 制造商:NSF (CONTROLS) 功能描述:WAFER, MK, 2POLE, 6 POS 制造商:NSF (CONTROLS) 功能描述:WAFER, MK, 2POLE, 6 POS; For Use With:Rotary Switches; No. of Poles:2; No. of Positions:6; SVHC:No SVHC (19-Dec-2012); Contact Current @ Contact Voltage AC Max:500mA; Contact Current AC Max:5A; Contact Current DC Max:5A; Contact ;RoHS Compliant: Yes |
| MK206S 454634MK | 制造商:NSF (CONTROLS) 功能描述:WAFER MK 2POLE 6 POS 制造商:NSF (CONTROLS) 功能描述:WAFER, MK, 2POLE, 6 POS 制造商:NSF (CONTROLS) 功能描述:WAFER, MK, 2POLE, 6 POS; No. of Poles:2; No. of Positions:6; SVHC:No SVHC (19-Dec-2012); Contact Current @ Contact Voltage AC Max:500mA; Contact Current AC Max:5A; Contact Current DC Max:5A; Contact Current Rating:5A; Contact ;RoHS Compliant: Yes |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。