參數(shù)資料
型號: MK2069-04GI
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時鐘產(chǎn)生/分配
英文描述: 160 MHz, OTHER CLOCK GENERATOR, PDSO56
封裝: 6.10 MM, 0.50 MM PITCH, TSSOP-56
文件頁數(shù): 11/21頁
文件大?。?/td> 410K
代理商: MK2069-04GI
MK2069-04
VCXO-BASED UNIVERSAL CLOCK TRANSLATOR
VCXO AND SYNTHESIZER
IDT VCXO-BASED UNIVERSAL CLOCK TRANSLATOR
19
MK2069-04
REV J 051310
Note 1: This is the recommended crystal operating range. A crystal as low as 8 MHz can be used, although this may
result in increased output phase noise.
Note 2: The VCXO crystal will be pulled to its minimum frequency when there is no input clock (CLR = 1) due to the
attempt of the PLL to lock to 0 Hz.
Note 3: The minimum practical phase detector frequency is 1 kHz. Through proper loop filter design lower input
frequencies may be possible. Input frequencies as low as 400 Hz have been tested.
Note 4: A higher input clock frequency can be used when RPV divider = 8.
Note 5: The output of RCLK is a positive pulse with a duration equal to VCLK high time, or half the VCLK period.
Note 6: Referenced to ICLK, the skews of VCLK, RCLK and TCLK increase together when leakage is present in the
external VCXO PLL loop filter.
Output Rise Time, VCLK and
RCLK
tOR
0.8 to 2.0 V, CL=15 pF
1.5
2
ns
Output Fall Time, VCLK and
RCLK
tOF
2.0 to 0.8 V, CL=15 pF
1.5
2
ns
Output Rise Time, TCLK
tOR
0.8 to 2.0 V, CL=15 pF
0.75
1
ns
Output Fall Time, TCLK
tOF
2.0 to 0.8 V, CL=15 pF
0.75
1
ns
Skew, ICLK to VCLK (Note 6)
tIV
Rising edges, CL=15 pF
-5
2.5
+10
ns
Skew, ICLK to RCLK (Note 6)
tIV
Rising edges, CL=15 pF
+5
10
+20
ns
Skew, ICLK to TCLK (Note 6)
tVT
Rising edges, CL=15 pF
-5
1.5
+10
ns
Nominal Output Impedance
ZOUT
20
Parameter
Symbol
Conditions
Min.
Typ.
Max. Units
相關(guān)PDF資料
PDF描述
MK20DN512ZVLL10 RISC MICROCONTROLLER, PQFP100
MK20DN512ZVLQ10 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144
MK20DX128ZVMD10 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA144
MK20DX128ZVMD10R 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA144
MK20DX256ZVLQ10 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MK2069-04GILF 功能描述:時鐘發(fā)生器及支持產(chǎn)品 VCXO-BASED UNIVERSAL CLOCK TRANSLATOR RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
MK2069-04GILFTR 功能描述:時鐘發(fā)生器及支持產(chǎn)品 VCXO-BASED UNIVERSAL CLOCK TRANSLATOR RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
MK2069-04GITR 功能描述:IC VCXO CLK TRANSLATOR 56-TSSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*
MK206N 454634/1/MK 制造商:NSF (CONTROLS) 功能描述:WAFER MK 2POLE 6 POS 制造商:NSF (CONTROLS) 功能描述:WAFER, MK, 2POLE, 6 POS 制造商:NSF (CONTROLS) 功能描述:WAFER, MK, 2POLE, 6 POS; For Use With:Rotary Switches; No. of Poles:2; No. of Positions:6; SVHC:No SVHC (19-Dec-2012); Contact Current @ Contact Voltage AC Max:500mA; Contact Current AC Max:5A; Contact Current DC Max:5A; Contact ;RoHS Compliant: Yes
MK206S 454634MK 制造商:NSF (CONTROLS) 功能描述:WAFER MK 2POLE 6 POS 制造商:NSF (CONTROLS) 功能描述:WAFER, MK, 2POLE, 6 POS 制造商:NSF (CONTROLS) 功能描述:WAFER, MK, 2POLE, 6 POS; No. of Poles:2; No. of Positions:6; SVHC:No SVHC (19-Dec-2012); Contact Current @ Contact Voltage AC Max:500mA; Contact Current AC Max:5A; Contact Current DC Max:5A; Contact Current Rating:5A; Contact ;RoHS Compliant: Yes