- 您現在的位置：買賣IC網 > Datasheet目錄44 > MIC2341-2YTQ (Micrel Inc)IC HOT PLUG CTLR DUAL PCI 48TQFP Datasheet資料下載
參數資料
| 型號： | MIC2341-2YTQ |
| 廠商： | Micrel Inc |
| 文件頁數： | 6/32頁 |
| 文件大?。?/td> | 1277K |
| 描述： | IC HOT PLUG CTLR DUAL PCI 48TQFP |
| 標準包裝： | 250 |
| 類型： | 熱交換控制器 |
| 應用： | 通用型，PCI Express? |
| 內部開關： | 無 |
| 電源電壓： | 3.3V，12V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-TQFP |
| 供應商設備封裝： | 48-TQFP（7x7） |
| 包裝： | 管件 |
| 產品目錄頁面： | 1085 (CN2011-ZH PDF) |
| 其它名稱： | 576-2995 |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Micrel, Inc.
MIC2341/2341R
October 2007
6
M9999-102507-A
(408) 944-0800
Pin Description (cont.)
Pin Number
Pin Name
Pin Function
14
23
3VGATEA
3VGATEB
3V Gate Drive Outputs [A/B]: Each pin connects to the gate of an external N-
channel power MOSFET. During power-up, the C
GATE
(if used) and the C
GS
of
the external MOSFETs are connected to a 25礎 current source. This controls
the value of dv/dt seen at the source of the MOSFETs, and hence the current
flowing into the 3V load capacitance.
During current limit events, the voltage at this pin is adjusted to maintain
constant current through the FET for a period of t
FLT
or t
DFLT
(whichever is
shorter). Whenever an overcurrent, thermal shutdown, or input undervoltage
fault condition occurs, the corresponding 3VGATE pin for the affected slot is
pulled down to AGND to turn OFF the external MOSFET.
11
26
VSTBYA
VSTBYB
3.3V Standby Supply Voltage: Required to support the PCI Express VAUX
output. Additionally, all internal logic circuitry operates on VSTBY[A/B]. An
internal UVLO circuit prevents turn-on of the external 3.3VAUX supply until the
voltage at the VSTBY[A/B] pins is higher than the V
UVLO(STBY)
threshold voltage.
Both pins must be externally connected together at the MIC2341 controller.
15
22
VAUXA
VAUXB
3.3VAUX[A/B] Outputs to PCI Express Card Slots: These outputs connect the
3.3AUX pin of the PCI Express connectors to VSTBY[A/B] via internal 0.4-&
MOSFETs. These outputs are current limited and protected against short-circuit
faults.
44
43
ONA
ONB
Main +12VOUT[A/B] and +3.3VOUT[A/B] Enable Inputs: These level-sensitive
digital inputs are each internally connected with pull-up resistors to VSTBY[A]
and are used to enable or disable the MAIN[A/B] (+3.3V and +12V) outputs.
Applying a high-to-low transition on ON[A/B] for at least 200ns (t
LPW
) after a fault
resets the +12V and/or +3.3V fault latches for the affected slot and de-asserts
the /FAULT_MAIN[A/B] output signals. The +12V and/or the +3.3V electronic
circuit breakers are reset once the /FAULT_MAIN[A/B] output signals are de-
asserted.
45
42
AUXENA
AUXENB
VAUX[A/B] Enable Inputs: These level-sensitive digital inputs are each internally
connected with pull-up resistors to VSTBY[A] and are used to enable or disable
the VAUX[A/B] outputs. Applying a high-to-low transition on AUXEN[A/B] for at
least 200ns (t
LPW
) after a fault resets the VAUX fault latches for the affected slot
and de-asserts the /FAULT_AUX[A/B] output signals. The VAUX[A/B] electronic
circuit breakers are reset once the /FAULT_AUX[A/B] output signals are de-
asserted.
2
35
CFILTERA
CFILTERB
Overcurrent Filter Capacitor [A/B]: Capacitors connected between these pins
and AGND set the duration of t
FLT
, the response time of the primary overcurrent
(OC) detector circuits. t
FLT
is the amount of time for which a slot remains in
current limit before its circuit breaker is tripped. To configure the controller to use
its internal digital filter delay timer, CFILTER[A/B] pins shall be connected to
AGND
6
31
/PWRGDA
/PWRGDB
/PWRGD[A/B] are open-drain, asserted active-LOW digital outputs that are
normally connected by an external 10k& pull-up resistor (each) to VSTBY. Each
output signal is asserted when inputs signals ON[A/B] and AUXEN[A/B] have
been enabled, each output voltage has crossed its respective Power-is-Good
output threshold (V
UVTH(12V)
, V
UVTH(3V)
, and V
UVTH(VAUX)
threshold voltages), and no
fault conditions exist . Please consult the /PWRGD[A/B] and the
/DLY_PWRGD[A/B] state diagrams in the Applications Information section for
more detail.
相關PDF資料 |
PDF描述 |
|---|---|
| MIC2569YQS TR | IC POWER SWITCH CABLECARD 16QSOP |
| MIC2583R-MBQS TR | IC CTRLR HOT SWAP 200MV 16-QSOP |
| MIC2585-2MBTS TR | IC CTRLR HOT SWAP DUAL 24-TSSOP |
| MIC2586R-2BM TR | IC CTRLR/SEQ HOT SWAP 14-SOIC |
| MIC2587R-2BM TR | IC CTRLR HOT SWAP POS HV 8-SOIC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MIC2341-2YTQ TR | 功能描述:熱插拔功率分布 Dual -Slot PCI Express Hot-Plug Controller RoHS:否 制造商:Texas Instruments 產品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube |
| MIC2341R-2YTQ | 功能描述:熱插拔功率分布 Dual -Slot PCI Express Hot-Plug Controller RoHS:否 制造商:Texas Instruments 產品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube |
| MIC2341R-2YTQ TR | 功能描述:熱插拔功率分布 Dual -Slot PCI Express Hot-Plug Controller RoHS:否 制造商:Texas Instruments 產品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube |
| MIC2342-2YTQ | 功能描述:熱插拔功率分布 Dual -Slot PCI Express Hot-Plug Controller RoHS:否 制造商:Texas Instruments 產品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube |
| MIC2342-2YTQ TR | 功能描述:熱插拔功率分布 Dual -Slot PCI Express Hot-Plug Controller RoHS:否 制造商:Texas Instruments 產品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。