Inter IC Communication (I<" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� MCIMX27MJP4A
寤犲晢锛� Freescale Semiconductor
鏂囦欢闋佹暩(sh霉)锛� 110/152闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� MPU IMX27 473-MAPBGA
鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″锛� i.MX27 Multimedia Application Processor
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 84
绯诲垪锛� i.MX27
鏍稿績铏曠悊鍣細 ARM9
鑺珨灏哄锛� 32-浣�
閫熷害锛� 400MHz
閫ｉ€氭€э細 1 绶�锛孋AN锛孍BI/EMI锛屼互澶恫(w菐ng)锛孖²C锛孧MC锛屾櫤鑳藉崱锛孲PI锛孲SI锛孶ART/USART锛孶SB OTG
澶栧湇瑷�(sh猫)鍌欙細 DMA锛孡CD锛孭OR锛孭WM锛學DT
绋嬪簭瀛樺劜鍣ㄩ鍨嬶細 ROMless
RAM 瀹归噺锛� 45K x 8
闆诲 - 闆绘簮 (Vcc/Vdd)锛� 1.38 V ~ 1.52 V
鎸暕鍣ㄥ瀷锛� 澶栭儴
宸ヤ綔婧害锛� -40°C ~ 85°C
灏佽/澶栨锛� 473-LFBGA
鍖呰锛� 鎵樼洡
绗�1闋�绗�2闋�绗�3闋�绗�4闋�绗�5闋�绗�6闋�绗�7闋�绗�8闋�绗�9闋�绗�10闋�绗�11闋�绗�12闋�绗�13闋�绗�14闋�绗�15闋�绗�16闋�绗�17闋�绗�18闋�绗�19闋�绗�20闋�绗�21闋�绗�22闋�绗�23闋�绗�24闋�绗�25闋�绗�26闋�绗�27闋�绗�28闋�绗�29闋�绗�30闋�绗�31闋�绗�32闋�绗�33闋�绗�34闋�绗�35闋�绗�36闋�绗�37闋�绗�38闋�绗�39闋�绗�40闋�绗�41闋�绗�42闋�绗�43闋�绗�44闋�绗�45闋�绗�46闋�绗�47闋�绗�48闋�绗�49闋�绗�50闋�绗�51闋�绗�52闋�绗�53闋�绗�54闋�绗�55闋�绗�56闋�绗�57闋�绗�58闋�绗�59闋�绗�60闋�绗�61闋�绗�62闋�绗�63闋�绗�64闋�绗�65闋�绗�66闋�绗�67闋�绗�68闋�绗�69闋�绗�70闋�绗�71闋�绗�72闋�绗�73闋�绗�74闋�绗�75闋�绗�76闋�绗�77闋�绗�78闋�绗�79闋�绗�80闋�绗�81闋�绗�82闋�绗�83闋�绗�84闋�绗�85闋�绗�86闋�绗�87闋�绗�88闋�绗�89闋�绗�90闋�绗�91闋�绗�92闋�绗�93闋�绗�94闋�绗�95闋�绗�96闋�绗�97闋�绗�98闋�绗�99闋�绗�100闋�绗�101闋�绗�102闋�绗�103闋�绗�104闋�绗�105闋�绗�106闋�绗�107闋�绗�108闋�绗�109闋�鐣�(d膩ng)鍓嶇110闋�绗�111闋�绗�112闋�绗�113闋�绗�114闋�绗�115闋�绗�116闋�绗�117闋�绗�118闋�绗�119闋�绗�120闋�绗�121闋�绗�122闋�绗�123闋�绗�124闋�绗�125闋�绗�126闋�绗�127闋�绗�128闋�绗�129闋�绗�130闋�绗�131闋�绗�132闋�绗�133闋�绗�134闋�绗�135闋�绗�136闋�绗�137闋�绗�138闋�绗�139闋�绗�140闋�绗�141闋�绗�142闋�绗�143闋�绗�144闋�绗�145闋�绗�146闋�绗�147闋�绗�148闋�绗�149闋�绗�150闋�绗�151闋�绗�152闋�
i.MX27 and i.MX27L Data Sheet, Rev. 1.8
60
Freescale Semiconductor
Electrical Characteristics
4.3.3
Inter IC Communication (I2C)
This section describes the electrical information of the I2C module.
4.3.3.1
I2C Module Timing
The I2C communication protocol consists of seven elements: START, Data Source/Recipient, Data
Direction, Slave Acknowledge, Data, Data Acknowledge, and STOP. Figure 21 shows the timing of the
I2C module. Table 29 lists the I2C module timing parameters.
Figure 21. I2C Bus Timing Diagram
Table 28. MII Serial Management Channel Timing Parameters
ID
Parameter
Min
Max
Unit
M10
FEC_MDC falling edge to FEC_MDIO output invalid (minimum propagation delay)
0
鈥�
ns
M11
FEC_MDC falling edge to FEC_MDIO output valid (max propagation delay)
鈥�
5
ns
M12
FEC_MDIO (input) to FEC_MDC rising edge setup
18
鈥�
ns
M13
FEC_MDIO (input) to FEC_MDC rising edge hold
0
鈥�
ns
M14
FEC_MDC pulse width high
40% 60%
FEC_MDC period
M15
FEC_MDC pulse width low
40% 60%
FEC_MDC period
Table 29. I2C Module Timing Parameters
ID
Parameter
1.8 V +/鈥�0.10 V
3.0 V +/鈥�0.30 V
Unit
Min
Max
Min
Max
鈥�
SCL Clock Frequency
0
100
0
100
kHz
IC1
Hold time (repeated) START Condition
114.8
鈥�
111.1
鈥�
ns
IC2
Data Hold Time
0
69.7
0
72.3
ns
IC3
Data Setup Time
3.1
鈥�
1.76
鈥�
ns
IC4
HIGH period of the SCL clock
69.7
鈥�
68.3
鈥�
ns
IC5
LOW period of the SCL clock
336.4
鈥�
335.1
鈥�
ns
IC6
Setup Time for STOP condition
110.5
鈥�
111.1
鈥�
ns
IC1
IC6
SDA
SCL
IC3
IC2
IC5
IC4
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
MCIMX27VOP4A IC MPU I.MX27 REV 2.1 404-MAPBGA
MC912D60AMFUE8 IC MCU 16BIT 8MHZ 80-QFP
JBXFD1G04MCSDSR CONN PLUG 4POS STR CABLE CRIMP
JBXER1G02FCSDSR CONN RCPT 2POS FRONT MNT CRIMP
MCIMX357CJQ5C MPU MX35 ARM11 400-MAPBGA
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
MCIMX27MJP4AR2 鍔熻兘鎻忚堪:铏曠悊鍣� - 灏堥杸鎳�(y墨ng)鐢� Bono 19x19 FG RoHS:鍚� 鍒堕€犲晢:Freescale Semiconductor 椤炲瀷:Multimedia Applications 鏍稿績:ARM Cortex A9 铏曠悊鍣ㄧ郴鍒�:i.MX6 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:32 bit 鏈€澶ф檪閻橀牷鐜�:1 GHz 鎸囦护/鏁�(sh霉)鎿�(j霉)绶╁瓨: 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:128 KB 鏁�(sh霉)鎿�(j霉) ROM 澶у皬: 宸ヤ綔闆绘簮闆诲: 鏈€澶у伐浣滄韩搴�:+ 95 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:MAPBGA-432
MCIMX27MOP4A 鍔熻兘鎻忚堪:铏曠悊鍣� - 灏堥杸鎳�(y墨ng)鐢� BONO 19X19 FG RoHS:鍚� 鍒堕€犲晢:Freescale Semiconductor 椤炲瀷:Multimedia Applications 鏍稿績:ARM Cortex A9 铏曠悊鍣ㄧ郴鍒�:i.MX6 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:32 bit 鏈€澶ф檪閻橀牷鐜�:1 GHz 鎸囦护/鏁�(sh霉)鎿�(j霉)绶╁瓨: 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:128 KB 鏁�(sh霉)鎿�(j霉) ROM 澶у皬: 宸ヤ綔闆绘簮闆诲: 鏈€澶у伐浣滄韩搴�:+ 95 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:MAPBGA-432
MCIMX27MOP4AR2 鍔熻兘鎻忚堪:铏曠悊鍣� - 灏堥杸鎳�(y墨ng)鐢� BONO 19X19 R2 RoHS:鍚� 鍒堕€犲晢:Freescale Semiconductor 椤炲瀷:Multimedia Applications 鏍稿績:ARM Cortex A9 铏曠悊鍣ㄧ郴鍒�:i.MX6 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:32 bit 鏈€澶ф檪閻橀牷鐜�:1 GHz 鎸囦护/鏁�(sh霉)鎿�(j霉)绶╁瓨: 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:128 KB 鏁�(sh霉)鎿�(j霉) ROM 澶у皬: 宸ヤ綔闆绘簮闆诲: 鏈€澶у伐浣滄韩搴�:+ 95 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:MAPBGA-432
MCIMX27PDKCPU 鍔熻兘鎻忚堪:闁嬬櫦(f膩)鏉垮拰宸ュ叿鍖� - ARM I.MX27 PDK CPU BOARD RoHS:鍚� 鍒堕€犲晢:Arduino 鐢�(ch菐n)鍝�:Development Boards 宸ュ叿鐢ㄤ簬瑭曚及:ATSAM3X8EA-AU 鏍稿績:ARM Cortex M3 鎺ュ彛椤炲瀷:DAC, ICSP, JTAG, UART, USB 宸ヤ綔闆绘簮闆诲:3.3 V
MCIMX27V0P4A 鍒堕€犲晢:Rochester Electronics LLC 鍔熻兘鎻忚堪: 鍒堕€犲晢:Freescale Semiconductor 鍔熻兘鎻忚堪:
鐧�(f膩)甯冪穵鎬ラ噰璩�锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�

閲囪臣闇€姹�

(鑻ュ彧閲囪臣涓€姊濆瀷铏�锛屽～瀵竴琛屽嵆鍙�)

鐧�(f膩)甯冩垚鍔�锛佹偍鍙互绻肩簩(x霉)鐧�(f膩)甯冮噰璩�銆備篃鍙互閫�(j矛n)鍏ユ垜鐨勫悗鑷�锛屾煡鐪嬪牨鍍�

鐧�(f膩)甯冩垚鍔�锛佹偍鍙互绻肩簩(x霉)鐧�(f膩)甯冮噰璩�銆備篃鍙互閫�(j矛n)鍏ユ垜鐨勫悗鑷�锛屾煡鐪嬪牨鍍�

*鍨嬭櫉 *鏁�(sh霉)閲� 寤犲晢 鎵硅櫉 灏佽
娣诲姞鏇村閲囪臣

鎴戠殑鑱�(li谩n)绯绘柟寮�

*
*
*
    • 鎴�
    • 閲囪喘
    • 鎼滅储
    • 浼氬憳