參數(shù)資料
型號(hào): MC80F0224Q
廠商: Electronic Theatre Controls, Inc.
元件分類: 8位微控制器
英文描述: 8-BIT SINGLE-CHIP MICROCONTROLLERS
中文描述: 8位單晶片微控制器
文件頁(yè)數(shù): 85/128頁(yè)
文件大?。?/td> 1408K
代理商: MC80F0224Q
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)當(dāng)前第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
Preliminary
MC80F0208/16/24
MAR. 2005 Ver 0.2
81
17.3 Communication operation
The transmit operation is enabled when bit 7 (TXE0) of the asyn-
chronous serial interface mode register (ASIMR) is set to 1. The
transmit operation is started when transmit data is written to the
transmit shift register (TXR). The timing of the transmit comple-
tion interrupt request is shown in Figure 17-8.
The receive operation is enabled when bit 6 (RXE0) of the asyn-
chronous serial interface mode register (ASIMR) is set to 1, and
input via the RxD pin is sampled. The serial clock specified by
ASIMR is used to sample the RxD pin. Once reception of one
data frame is completed, a receive completion interrupt request
(INT_RX0) occurs. Even if an error has occurred, the receive
data in which the error occurred is still transferred to RXR. When
ASIMR bit 1 (ISRM0) is cleared to 0 upon occurrence of an error,
and INT_RX0 occurs. When ISRM bit is set to 1, INT_RX0 does
not occur in case of error occurrence. Figure 17-8 shows the tim-
ing of the asynchronous serial interface receive completion inter-
rupt request.
In case of using interrupts of UART0 Tx and UART0 Rx togeth-
er, it is necessary to check IFR in interrupt service routine to find
out which interrupt is occurred, because the UART0 Tx and
UART0 Rx is shared with interrupt vector address. These flag
bits must be cleared by software after reading this register.
In case of using interrupts of UART1 Tx and UART1 Rx togeth-
er, it is necessary to check IFR in interrupt service routine to find
out which interrupt is occurred, because the UART1 Tx and
UART1 Rx is shared with interrupt vector address. These flag
bits must be cleared by software after reading this register.
Each processing step is determined by IFR as shown in Figure 17-
7.
Figure 17-7 Shared Interrupt Vector of UART
Tx0IOF(Tx1IOF)
Tx0(Tx1) Interrupt
Routine
UART0(UART1)
Interrupt Request
=0
=1
Clear Tx0IOF(Tx1IOF)
Rx0IOF(Rx1IOF)
Rx0(Rx1) Interrupt
Routine
RETI
=0
=1
Clear Rx0IOF(Rx1IOF)
相關(guān)PDF資料
PDF描述
MC88A 8 TUNES 8 KEY WITH SCAN KEY
MC971 For High Speed Swiching Application Silicon Epitaxial Type(Common Cathode)
MCA-15 15W Ultraminiature Modular Switching Power Supplies
MCA11G1 HIGH VOLTAGE PHOTODARLINGTON OPTOCOUPLERS
MCA11G2 HIGH VOLTAGE PHOTODARLINGTON OPTOCOUPLERS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC80F0424 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS
MC80F0424K 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS
MC80F0424L 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS
MC80F0424Q 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS
MC80F0432 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS