- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45250 > MC7457VG733NC (FREESCALE SEMICONDUCTOR INC) 32-BIT, 733 MHz, RISC PROCESSOR, CBGA483 PDF資料下載
參數(shù)資料
| 型號： | MC7457VG733NC |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 733 MHz, RISC PROCESSOR, CBGA483 |
| 封裝： | 29 X 29 MM, 3.22 MM HEIGHT, 1.27 MM PITCH, ROHS COMPLIANT, CERAMIC, BGA-483 |
| 文件頁數(shù)： | 17/73頁 |
| 文件大?。?/td> | 1715K |
| 代理商： | MC7457VG733NC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁
MPC7457 RISC Microprocessor Hardware Specifications, Rev. 7
24
Freescale Semiconductor
Electrical and Thermal Characteristics
5.2.4.1
Effects of L3OHCR Settings on L3 Bus AC Specifications
The AC timing of the L3 interface can be adjusted using the L3 Output Hold Control Register (L3OCHR).
Each field controls the timing for a group of signals. The AC timing specifications presented herein
represent the AC timing when the register contains the default value of 0x0000_0000. Incrementing a field
delays the associated signals, increasing the output valid time and hold time of the affected signals. In the
special case of delaying an L3_CLK signal, the net effect is to decrease the output valid and output hold
times of all signals being latched relative to that clock signal. The amount of delay added is summarized
in Table 12. Note that these settings affect output timing parameters only and do not impact input timing
parameters of the L3 bus in any way.
Table 11. Sample Points Calculation Parameters
Parameter
Symbol
Max
Unit
Notes
Delay from processor clock to internal_L3_CLK
tAC
3/4
tL3_CLK
1
Delay from internal_L3_CLK to L3_CLK[n] output pins
tCO
3ns
2
Delay from L3_ECHO_CLK[n] to receive latch
tECI
3ns
3
Notes:
1. This specification describes a logical offset between the internal clock edge used to launch the L3 address and control signals
(this clock edge is phase-aligned with the processor clock edge) and the internal clock edge used to launch the L3_CLK[n]
signals. With proper board routing, this offset ensures that the L3_CLK[n] edge will arrive at the SRAM within a valid address
window and provide adequate setup and hold time. This offset is reflected in the L3 bus interface AC timing specifications,
but must also be separately accounted for in the calculation of sample points and, thus, is specified here.
2. This specification is the delay from a rising or falling edge on the internal_L3_CLK signal to the corresponding rising or falling
edge at the L3CLK[n] pins.
3. This specification is the delay from a rising or falling edge of L3_ECHO_CLK[n] to data valid and ready to be sampled from
the FIFO.
Table 12. Effect of L3OHCR Settings on L3 Bus AC Timing
At recommended operating conditions. See Table 4.
Field Name1
Affected Signals
Value
Output Valid Time
Output Hold Time
Unit
Notes
Parameter
Symbol 2
Change 3
Parameter
Symbol 2
Change 3
L3AOH
L3_ADDR[18:0],
L3_CNTL[0:1]
0b00
tL3CHOV
0tL3CHOX
0ps
4
0b01
+50
0b10
+100
0b11
+150
相關PDF資料 |
PDF描述 |
|---|---|
| MC74ACT125DR2 | ACT SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14 |
| MC74AC125DR2 | AC SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14 |
| MC74ACT125DTR2 | ACT SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14 |
| MC74F243J | F/FAST SERIES, 4-BIT TRANSCEIVER, TRUE OUTPUT, CDIP14 |
| MC74F2968AJ | 256K X 1, DRAM CONTROLLER, CDIP48 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MC7457VG867NC | 功能描述:微處理器 - MPU APOLO7 RV1.2 1.1V 105C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC74A5-33SNTR | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| MC74A5-50T | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| MC74AC00 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:QUAD 2-INPUT NAND GATE |
| MC74AC00D | 功能描述:邏輯門 2-6V Quad 2-Input RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。