參數(shù)資料
型號： MC68MH360VR25LR2
廠商： Freescale Semiconductor
文件頁數(shù)： 90/158頁
文件大?。?/td> 0K
描述： IC MPU QUICC 25MHZ 357-PBGA
標(biāo)準(zhǔn)包裝： 180
系列： M683xx
處理器類型： M683xx 32-位
速度： 25MHz
電壓： 5V
安裝類型： 表面貼裝
封裝/外殼： 357-BBGA
供應(yīng)商設(shè)備封裝： 357-PBGA（25x25）
包裝： 帶卷 (TR)
Chapter 2. QMC Memory Organization
18
Rx_S_PTR
16
Rx time-slot assignment table pointer (default = SCC base + 20 in normal
mode)—This global QMC parameter denes the start value of the TSATRx
table, which must be present only once per SCC global area. Other SCCs may
access this location.
1A
TxPTR
16
TxPTR (initialize to SCC Base + 60)—This global parameter is a RISC variable
that points to the current transmitter time slot. The host must initialize it to the
starting location of TSATTx. The RISC processor increments this pointer
whenever it completes the processing of a transmitter time slot.
1C
C_MASK32
32
CRC constant (0xDEBB20E3)—Required to calculate 32-bit CRC-CCITT.
C_MASK32 is written by the host during QMC initialization. It is used for 32-bit
CRC-CCITT calculation if HDLC mode of operation is chosen for a selected
channel. (This is a programmable option. For each HDLC channel, one of two
CRCs can be chosen, as programmed in CHAMR.) For more information, see
Section 2.4.1, “Channel-Specic HDLC Parameters,” and Table 2-5. This entry
must have a correct value if at least one HDLC channel is used; otherwise, it
can be cleared (0).
20
TSATRx
32
Entries
x 16
Time slot assignment table Rx—Host-initialized, 16-bit-wide table with 32
entries that dene mapping of logical channels to time slots for the QMC
receiver. The QMC protocol looks at chunks of 8 bits regardless of whether they
come from one physical time slot of the TDM or whatever other combination of
bits the TSA transfers to the SCC. These 8 bits are referred to as a time slot in
the assignment table. It is recommended but not required to route all bits from
the TDM to the SCC and to do all enabling and masking in the time-slot
assignment table. See Figure 2-3.
60
TSATTx
32
Entries
x 16
Time slot assignment table Tx—Maps a specic logical channel to each
physical time slot. Time slot assignment table Tx is a host-initialized, 16-bit table
with 32 entries that dene the mapping of channels to time slots for the QMC
transmitter. The QMC protocol looks at chunks of 8 bits regardless if they go to
one physical time slot of the TDM or whatever other combination of bits are
transferred from the SCC to the TDM through the TSA. These 8 bits are referred
to as a time slot in the assignment table. It is recommended but not required to
route all bits from the TDM to the SCC and to do all enabling and masking in the
time slot assignment table. See Figure 2-3.
A0
C_MASK16
16
CRC constant (0xF0B8)—Required to calculate 16-bit CRC-CCITT. This
constant is written by the host during QMC initialization. It is used for 16-bit
CRC-CCITT calculation if HDLC mode of operation is chosen for a selected
channel. (This is a programmable option. For each HDLC channel, one of two
CRCs can be chosen, as programmed in CHAMR.) For more information, see
Section 2.4.1, “Channel-Specic HDLC Parameters,” and Table 2-5. This entry
must have a correct value if at least one HDLC channel is used; otherwise, it
can be cleared (0).
A4
TEMP_RBA
32
Temporary receive buffer address
A8
TEMP_CRC
32
Temporary cyclic redundancy check
Table 2-1. Global Multichannel Parameters (Continued)
Offset
to
SCC
Base
Name
Width
(Bits)
Description
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC68MH360VR25L IC MPU QUICC 25MHZ 357-PBGA
MC68MH360CVR25L IC MPU QUICC 25MHZ 357-PBGA
HMC40DTEI CONN EDGECARD 80POS .100 EYELET
FMC50DRAS-S734 CONN EDGECARD 100PS .100 R/A SLD
EMC40DTEF CONN EDGECARD 80POS .100 EYELET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68MH360VR25VL 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68MH360VR33L 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68MH360VR33LR2 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68MH360ZP25L 功能描述:IC MPU 32BIT QUICC 357-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤
MC68MH360ZP25LR2 功能描述:IC MPU QUICC 25MHZ 357-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點(diǎn):- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:783-FCPBGA（29x29） 包裝:托盤
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*