CPU Core and Instruction Set
Technical Data
MC68HC11P2 — Rev 1.0
CPU Core and Instruction Set
For More Information On This Product,
Go to: www.freescale.com
SWI
TAB
TAP
TBA
TEST
TPA
TST (opr)
Software interrupt
Transfer A to B
Transfer A to CC register
Transfer B to A
Test (only in test modes)
Transfer CC register to A
Test for zero or mnus
see
Figure 11-2
A
B
A
CCR
B
A
address bus increments
CCR
A
M
–
0
INH
INH
INH
INH
INH
INH
EXT
IND, X
IND, Y
A INH
B INH
INH
INH
INH
INH
INH
INH
INH
3F
16
06
17
00
07
7D
6D
—
—
—
—
—
—
hhll
ff
ff
—
—
—
—
—
—
—
—
—
14
2
2
2
2
6
6
7
2
2
3
4
3
4
3
4
— — —
1
— — — —
— — — —
0
—
↓
— — — —
0
—
— — — — — — — —
— — — — — — — —
— — — —
0 0
186D
TSTA
TSTB
TSX
TSY
TXS
TYS
WAI
XGDX
XGDY
Test A for zero or mnus
Test B for zero or mnus
Transfer stack pointer to X
Transfer stack pointer to Y
Transfer X to stack pointer
Transfer Y to stack pointer
Wait for interrupt
Exchange D with X
Exchange D with Y
A
–
0
B
–
0
4D
5D
30
— — — —
0 0
— — — —
0 0
— — — — — — — —
— — — — — — — —
— — — — — — — —
— — — — — — — —
— — — — — — — —
— — — — — — — —
— — — — — — — —
SP + 1
IX
SP + 1
IY
IX
–
1
SP
IY
–
1
SP
stack registers & WAIT
IX
D; D
IX
IY
D; D
IY
1830
35
1835
3E
8F
188F
Operators
Is transferred to
Boolean AND
+ Arithmetic addition, except where used as an
inclusive-OR symbol in Boolean formulae
⊕
Exclusive-OR
* Multiply
: Concatenation
–
Arithmetic subtraction, or negation symbol
(Twos complement)
Operands
dd
8-bit direct address ($0000
–
$00FF); the high byte is assumed
to be zero
8-bit positive offset ($00 to $FF (0 to 256)) is added to the
contents of the index register
High order byte of 16-bit extended address
One byte of immediate data
High order byte of 16-bit immediate data
Low order byte of 16-bit immediate data
Low order byte of 16-bit extended address
mm 8-bit mask (set bits to be affected)
rr
Signed relative offset ($80 to $7F (
–
128 to +127));
offset is relative to the address following the offset byte
ff
hh
ii
jj
kk
ll
Cycles
Condition Codes
—
0
1
↓
Infinite, or until reset occurs
12 cycles are used, beginning with the opcode
fetch. A wait state is entered, which remains
in effect for an integer number of MPU E clock
cycles (n) until an interrupt is recognized.
Finally, two additional cycles are used to fetch
the appropriate interrupt vector. (14 + n, total).
Bit not changed
Bit always cleared
Bit always set
Bit set or cleared, depending on the operation
Bit can be cleared, but cannot become set
Not defined
Table 11-2. Instruction set (Sheet 8 of 8)
Mnemonic
Operation
Description
Addressing
mode
Instruction
Operand
Condition codes
S X H I N Z V C
Opcode
Cycles
F
Freescale Semiconductor, Inc.
n
.