Operating Modes and On-Chip Memory
M68HC11E Family Data Sheet, Rev. 5.1
30
Freescale Semiconductor
The address, R/W, and AS signals are active and valid for all bus cycles, including accesses to internal
memory locations. The E clock is used to enable external devices to drive data onto the internal data bus
during the second half of a read bus cycle (E clock high). R/W controls the direction of data transfers. R/W
drives low when data is being written to the internal data bus. R/W will remain low during consecutive data
bus write cycles, such as when a double-byte store occurs.
NOTE
The write enable signal for an external memory is the NAND of the E clock
and the inverted R/W signal.
Figure 2-1. Address/Data Demultiplexing
2.2.3 Test Mode
Test mode, a variation of the expanded mode, is primarily used during Freescale’s internal production
testing; however, it is accessible for programming the configuration (CONFIG) register, programming
calibration data into electrically erasable, programmable read-only memory (EEPROM), and supporting
emulation and debugging during development.
2.2.4 Bootstrap Mode
When the MCU is reset in special bootstrap mode, a small on-chip read-only memory (ROM) is enabled
at address $BF00–$BFFF. The ROM contains a bootloader program and a special set of interrupt and
reset vectors. The MCU fetches the reset vector, then executes the bootloader.
Bootstrap mode is a special variation of the single-chip mode. Bootstrap mode allows special-purpose
programs to be entered into internal random-access memory (RAM). When bootstrap mode is selected
at reset, a small bootstrap ROM becomes present in the memory map. Reset and interrupt vectors are
HC373
MCU
ADDR14
ADDR13
ADDR12
ADDR11
ADDR10
ADDR9
ADDR8
ADDR15
ADDR6
ADDR5
ADDR4
ADDR3
ADDR2
ADDR1
ADDR0
ADDR7
DATA6
DATA5
DATA4
DATA3
DATA2
DATA1
DATA0
DATA7
D2
D3
D4
D5
D6
D7
D8
D1
Q2
Q3
Q4
Q5
Q6
Q7
Q8
Q1
OE
LE
PC6
PC5
PC4
PC3
PC2
PC1
PC0
PC7
AS
PB6
PB5
PB4
PB3
PB2
PB1
PB0
PB7
R/W
E
WE
OE