
Central Processor Unit (CPU)
Data Sheet
M68HC11E Family — Rev. 5
80
Central Processor Unit (CPU)
For More Information On This Product,
  Go to: www.freescale.com
MOTOROLA
4.5.2  Direct 
In the direct addressing mode, the low-order byte of the operand address is 
contained in a single byte following the opcode, and the high-order byte of the 
address is assumed to be $00. Addresses $00–$FF are thus accessed directly, 
using 2-byte instructions. Execution time is reduced by eliminating the additional 
memory access required for the high-order address byte. In most applications, this 
256-byte area is reserved for frequently referenced data. In M68HC11 MCUs, the 
memory map can be configured for combinations of internal registers, RAM, or 
external memory to occupy these addresses. 
4.5.3  Extended 
In the extended addressing mode, the effective address of the argument is 
contained in two bytes following the opcode byte. These are 3-byte instructions (or 
4-byte instructions if a prebyte is required). One or two bytes are needed for the 
opcode and two for the effective address. 
4.5.4  Indexed 
In the indexed addressing mode, an 8-bit unsigned offset contained in the 
instruction is added to the value contained in an index register (IX or IY). The sum 
is the effective address. This addressing mode allows referencing any memory 
location in the 64-Kbyte address space. These are 2- to 5-byte instructions, 
depending on whether or not a prebyte is required. 
4.5.5  Inherent 
In the inherent addressing mode, all the information necessary to execute the 
instruction is contained in the opcode. Operations that use only the index registers 
or accumulators, as well as control instructions with no arguments, are included in 
this addressing mode. These are 
1- or 2-byte instructions. 
4.5.6  Relative 
The relative addressing mode is used only for branch instructions. If the branch 
condition is true, an 8-bit signed offset included in the instruction is added to the 
contents of the program counter to form the effective branch address. Otherwise, 
control proceeds to the next instruction. These are usually 2-byte instructions. 
4.6  Instruction Set 
Refer to 
Table 4-2
, which shows all the M68HC11 instructions in all possible 
addressing modes. For each instruction, the table shows the operand construction, 
the number of machine code bytes, and execution time in CPU E-clock cycles. 
F
Freescale Semiconductor, Inc.
n
.