參數(shù)資料
型號(hào)： MC68HC05P4ADW
廠商： FREESCALE SEMICONDUCTOR INC
元件分類(lèi)： 微控制器/微處理器
英文描述： 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28
封裝： SOIC-28
文件頁(yè)數(shù)： 26/72頁(yè)
文件大?。?/td> 400K
代理商： MC68HC05P4ADW
Simple Serial Input/Output Port (SIOP)
MC68HC05P4A Data Sheet, Rev. 7.1
32
Freescale Semiconductor
7.2.2 Serial Data Out (SDO)
A mask programmable option will be included to allow data to be transmitted in either MSB first format or
LSB first format. In either case, the state of the SDO pin always will reflect the value of the first bit received
on the previous transmission if there was one. Prior to enabling the SIOP, PB5 can be initialized to
determine the beginning state if necessary. While the SIOP is enabled, PB5 can not be used as a
standard output since that pin is coupled to the last stage of the serial shift register. On the first falling
edge of SCK, the first data bit to be shifted out is presented to the output pin.
7.2.3 Serial Data In (SDI)
The SDI pin becomes an input as soon as the SIOP is enabled. New data may be presented to the SDI
pin on the falling edge of SCK. Valid data must be present at least 100 ns before the rising edge of the
clock and remain valid for 100 ns after the edge.
Figure 7-2. Serial I/O Port Timing
7.3 SIOP Registers
The SIOP registers are described here.
7.3.1 SIOP Control Register
This register is located at address $000A and contains two bits.
SPE — Serial Peripheral Enable Bit
When set, this bit enables the serial I/O port and initializes the port B DDR such that PB5 (SDO) is
output, PB6 (SDI) is input, and PB7 (SCK) is input (slave mode only). The port B DDR can be altered
subsequently as the application requires and the port B data register (except for PB5) can be
manipulated as usual. However, these actions could affect the transmitted or received data. When
SPE is cleared, port B reverts to standard parallel I/O without affecting the port B data register or DDR.
SPE is readable and writable any time but clearing SPE while a transmission is in progress will abort
the transmission, reset the bit counter, and return port B to its normal I/O function. Reset clears this bit.
Address:
$000A
Bit 7
654321
Bit 0
Read:
0
SPE
0
MSTR
0000
Write:
Reset:
00000000
= Unimplemented
Figure 7-3. SIOP Control Register (SCR)
SDO
BIT 1
BIT 2
BIT 3
BIT 7
SCK
BIT 8
SDI
BIT 1
BIT 2
BIT 3
BIT 7
BIT 8
相關(guān)PDF資料
PDF描述
MC68HC05P6VS 8-BIT, 2.1 MHz, MICROCONTROLLER, CDIP28
MC68HC05P6CS 8-BIT, 2.1 MHz, MICROCONTROLLER, CDIP28
MC68HC05P6VP 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP28
MC68HC05P6CDW 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28
MC68HC05P6DW 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC05P4DW 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNIT
MC68HC05P4P 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNIT
MC68HC05P6 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNIT
MC68HC05P6_1 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNIT
MC68HC05P8 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNIT
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*