- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45215 > MC68EN302CPV20BT (MOTOROLA INC) 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 PDF資料下載
參數(shù)資料
| 型號： | MC68EN302CPV20BT |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| 封裝： | 20 X 20 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-144 |
| 文件頁數(shù)： | 43/128頁 |
| 文件大?。?/td> | 641K |
| 代理商： | MC68EN302CPV20BT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當(dāng)前第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
MC68EN302 Module Bus Controller
2-4
MC68EN302 REFERENCE MANUAL
MOTOROLA
302 GIMR. For proper operation of the MC68EN302, the MOD bit must be zero in the
internal 302 core.
0 = Configures the pins as IPL2-IPL0.
1 = Configures the pins as IRQ7, IRQ6, and IRQ1.
Bits 14–12—Reserved. Should be written as zero. These bits are always read as zero.
MIL—Module Interrupt Level. This bit determines the interrupt level at which Module Bus
Controller interrupts are generated. Because the interrupt level of the internal 302 core is set
at 4, and this bit predetermines the Module Bus Controller interrupt at either level 3 or 5,
external interrupts should not be generated at level 4 or the level preset by MIL.
0 = Interrupts are generated at level 5
1 = Interrupts are generated at level 3.
IET7—Interrupt Edge Trigger Level 7. This bit has no effect unless IMOD=1 and replaces
the operation of the ET7 bit in the Global Interrupt Mode Register (GIMR) of the internal 302
core. The ET7 bit in the GIMR register must equal zero for correct interrupt operation
0 = An interrupt is made pending when IRQ7 is low.
1 = An interrupt is made pending when IRQ7 changes from a one to a zero (falling
edge) of the MC68EN302.
IET6—Interrupt Edge Trigger Level 6. This bit is has no affect unless IMOD is one. This bit
replaces the functionality of the ET6 bit in the Global Interrupt Mode Register (GIMR) of the
internal 302 core. The ET6 bit in the GIMR register must be set to zero.
0 = An interrupt is made pending when IRQ6 is low.
1 = An interrupt is made pending when IRQ6 changes from a one to a zero (falling
edge).
IET1—Interrupt Edge Trigger Level 1. This bit is has no effect unless IMOD is one. This bit
replaces the functionality of the ET1 bit in the Global Interrupt Mode Register (GIMR) of the
internal 302 core. The ET1 bit in the GIMR register must be set to zero.
0 = An interrupt is made pending when IRQ1 is low.
1 = An interrupt is made pending when IRQ1 changes from a one to a zero (falling
edge).
Bits 7–0—Reserved. Should be written as zero. These bits are always read as zero.
2.6 CHIP SELECT EXTENSION REGISTERS (CSER3–CSER0)
These registers provide additional functionality above the 68302 chip selects including 8-bit
bus operation and parity generation and checking. Before setting the FCE, DT2–DT0 or EN8
bits, be sure that an external DTACK is supported by programming the 302 DTACK field in
the corresponding OR register to 111. These registers are initialized to 0x000C or 0x000D
upon hard reset (refer to the EN8 bit for more detail).
If at RESET, the 8-bit mode is selected through use of the PARITY1/BUSW pin, the DTACK
field in OR0 of the 302 core is forced to 111. This results in the DT2–DT0 field of CSER0
controlling DTACK.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68LC302PU16VCT | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| M68LC302CPU16VCT | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| MC68LC302PU20VCT | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| MC68302CPV16VC | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| MC68LC302PU20VCT | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68EN302PV20 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated Multiprotocol Processor with Ethernet |
| MC68EN302PV20BT | 功能描述:IC MPU MULTI-PROTOCOL 144-LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤 |
| MC68EN302PV25 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated Multiprotocol Processor with Ethernet |
| MC68EN302PV25BT | 功能描述:IC MPU MULTI-PROTOCOL 144-LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤 |
| MC68EN360AI25L | 功能描述:微處理器 - MPU QUICC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。