參數(shù)資料
型號(hào): MC68360UMAD
廠商: Motorola, Inc.
英文描述: Errata and Added Information to MC68360 Quad Integrated Communication Controller User Manual Rev 1
中文描述: 勘誤表和新增的資料MC68360四綜合通信控制器用戶手冊(cè)修訂1
文件頁(yè)數(shù): 10/28頁(yè)
文件大?。?/td> 159K
代理商: MC68360UMAD
10
MC68360 USER’S MANUAL ERRATA
MOTOROLA
6. Error in sentence.
On page 7-40, Section 7.6.4.4.3 The last sentence in the first paragraph. " If DREQX is
negated long enough for the IDMA to win the bus, cycles will continue as long as DREQx is
asserted and no higher priority bus master or interrupt occurs." This sentence should be
replaced with. " If DREQX is asserted long enough for the IDMA to win the bus, cycles will
continue as long as DREQx is asserted and no higher priority bus master requests the bus
or interrupt occurs."
7. Missing paragraph in IDMA.
On page 7-41, section 7.6.4.4.3. The following paragraph should be added after point 6.
7. If the IDMA is being used in auto-buffer or buffer-chaining mode, the DREQ signal
will not be sampled at the S3 sampling time. It will be sampled after the RISC CP
has reconfigured the IDMA with the information contained in the next buffer de-
scriptor. Thus, you should continually assert DREQ until you receive a DACK when
using buffer chaining mode or auto-buffer mode.
Also on page 7-43 the following paragraph should be added after point 3.
4. You may not use cycle steal mode if you are using buffer-chaining or auto-buffer
mode.
8. Error in example
On page 7-55, the third step in the buffer chaining example was printed incorrectly. The
correct step is as follows.
3. FCR1 = $89. Destination function code is 1000; Source function code is 1001.
9. Error in SDMA Bus Arbitration and Bus Transfers
On page 7-57, the first sentence of the last paragraph should read ‘…but the SDMA always
reads words (16 bits).’
10. Error in Programming the SI RAM Entries.
On page 7-72, section 7.8.4.5, the bit order of SSEL1-SSEL4 is not represented correctly.
The correct representation is as follows:
Bit 13 -> SSEL4
Bit 12 -> SSEL3
Bit 11 -> SSEL2
Bit 10 -> SSEL1
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料
PDF描述
MC68360CFE25 QUad Integrated Communications Controller Users Manual
MC68360CRC25 QUad Integrated Communications Controller Users Manual
MC68360FE25 QUad Integrated Communications Controller Users Manual
MC68360FE25V QUad Integrated Communications Controller Users Manual
MC68360FE33 QUad Integrated Communications Controller Users Manual
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68360VR25L 功能描述:微處理器 - MPU QUICC SIM 4SCC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68360VR25LR2 功能描述:微處理器 - MPU QUICC SIM 4SCC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68360VR25VL 功能描述:微處理器 - MPU QUICC SIM 4SCC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68360VR25VLR2 功能描述:微處理器 - MPU QUICC SIM 4SCC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68360VR33L 功能描述:微處理器 - MPU QUICC SIM 4SCC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324