- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371013 > MC145156-2 (Motorola, Inc.) PLL Frequency Synthesizer(PLL頻率合成器) PDF資料下載
參數(shù)資料
| 型號： | MC145156-2 |
| 廠商： | Motorola, Inc. |
| 英文描述： | PLL Frequency Synthesizer(PLL頻率合成器) |
| 中文描述： | 鎖相環(huán)頻率合成器（PLL頻率合成器） |
| 文件頁數(shù)： | 22/26頁 |
| 文件大小： | 423K |
| 代理商： | MC145156-2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁
MC145151–2 through MC145158–2
22
MOTOROLA
Table 1. Partial List of Crystal Manufacturers
Motorola — Internet Address http://motorola.com (Search for resonators)
United States Crystal Corp.
Crystek Crystal
Statek Corp.
Fox Electronics
NOTE: Motorola cannot recommend one supplier over another and in no way suggests
that this is a complete listing of crystal manufacturers.
RECOMMENDED READING
Technical Note TN–24, Statek Corp.
Technical Note TN–7, Statek Corp.
E. Hafner, “The Piezoelectric Crystal Unit – Definitions and
Method of Measurement”, Proc. IEEE,Vol. 57, No. 2 Feb.,
1969.
D. Kemper, L. Rosine, “Quartz Crystals for Frequency
Control”, Electro–Technology June, 1969.
P. J. Ottowitz, “A Guide to Crystal Selection”, Electronic
Design, May, 1966.
DUAL–MODULUS PRESCALING
OVERVIEW
The technique of dual–modulus prescaling is well estab-
lished as a method of achieving high performance frequency
synthesizer operation at high frequencies. Basically, the
approach allows relatively low–frequency programmable
counters to be used as high–frequency programmable
counters with speed capability of several hundred MHz. This
is possible without the sacrifice in system resolution and per-
formance that results if a fixed (single–modulus) divider is
used for the prescaler.
In dual–modulus prescaling, the lower speed counters
must be uniquely configured. Special control logic is neces-
sary to select the divide value P or P + 1 in the prescaler for
the required amount of time (see modulus control definition).
Motorola’s dual–modulus frequency synthesizers contain
this feature and can be used with a variety of dual–modulus
prescalers to allow speed, complexity and cost to be tailored
to the system requirements. Prescalers having P, P + 1 di-
vide values in the range of
÷
3/
÷
4 to
÷
128/
÷
129 can be con-
trolled by most Motorola frequency synthesizers.
Several dual–modulus prescaler approaches suitable for
use with the MC145152–2, MC145156–2, or MC145158–2
are:
MC12009
MC12011
MC12013
MC12015
MC12016
MC12017
MC12018
MC12028A
MC12052A
MC12054A
÷
5/
÷
6
÷
8/
÷
9
÷
10/
÷
11
÷
32/
÷
33
÷
40/
÷
41
÷
64/
÷
65
÷
128/
÷
129
÷
32/33 or
÷
64/65
÷
64/65 or
÷
128/129
÷
64/65 or
÷
128/129
440 MHz
500 MHz
500 MHz
225 MHz
225 MHz
225 MHz
520 MHz
1.1 GHz
1.1 GHz
2.0 GHz
DESIGN GUIDELINES
The system total divide value, Ntotal (NT) will be dictated by
the application:
frequency into the prescaler
frequency into the phase detector= N P + A
N is the number programmed into the
÷
N counter, A is the
number programmed into the
÷
A counter, P and P + 1 are
the two selectable divide ratios available in the dual–modu-
lus prescalers. To have a range of NT values in sequence,
the
÷
A counter is programmed from zero through P – 1 for a
particular value N in the
÷
N counter. N is then incremented to
N + 1 and the
÷
A is sequenced from 0 through P – 1 again.
There are minimum and maximum values that can be
achieved for NT. These values are a function of P and the
size of the
÷
N and
÷
A counters.
The constraint N
≥
A always applies. If Amax = P – 1, then
Nmin
≥
P – 1. Then NTmin = (P – 1) P + A or (P – 1) P since A
is free to assume the value of 0.
NTmax = Nmax P
+ Amax
To maximize system frequency capability, the dual–modu-
lus prescaler output must go from low to high after each
group of P or P + 1 input cycles. The prescaler should divide
by P when its modulus control line is high and by P + 1 when
its MC is low.
For the maximum frequency into the prescaler (fVCOmax),
the value used for P must be large enough such that:
1.fVCOmax divided by P may not exceed the frequency
capability of fin (input to the
÷
N and
÷
A counters).
2.The period of fVCO divided by P must be greater than
the sum of the times:
a. Propagation delay through the dual–modulus pre-
scaler.
b. Prescaler setup or release time relative to its MC
signal.
c. Propagation time from fin to the MC output for the
frequency synthesizer device.
A sometimes useful simplification in the programming
code can be achieved by choosing the values for P of 8, 16,
32, or 64. For these cases, the desired value of NT results
when NT in binary is used as the program code to the
÷
N and
÷
A counters treated in the following manner:
1.Assume the
÷
A counter contains “a” bits where 2a
≥
P.
2.Always program all higher order
÷
A counter bits above
“a” to 0.
NT=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC145157-2 | PLL Frequency Synthesizer(PLL頻率合成器) |
| MC145158-2 | PLL Frequency Synthesizer(PLL頻率合成器) |
| MC145158DW | Serial-Input PLL Frequency Synthesizer |
| MC145158P2 | Parallel-Input PLL Frequency Synthesizer |
| MC145158FN | Non-inverting Dual High-Speed MOSFET Drivers with Internal Regulator 8-PDIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC145158-2 | 制造商:Motorola Inc 功能描述: |
| MC145158DW2 | 功能描述:IC SER-IN PLL FREQ SYNTH 16-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| MC145158DW2R2 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| MC145159FN1R2 | 制造商:Motorola Inc 功能描述: |
| MC145159P1 | 制造商:Motorola Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。