參數(shù)資料
型號(hào)： MC145155DW2
廠(chǎng)商： MOTOROLA INC
元件分類(lèi)： XO, clock
英文描述： Parallel-Input PLL Frequency Synthesizer
中文描述： PLL FREQUENCY SYNTHESIZER, 22 MHz, PDSO20
封裝： SOG-20
文件頁(yè)數(shù)： 21/36頁(yè)
文件大小： 718K
代理商： MC145155DW2
MC145151–2 through MC145158–2
MOTOROLA
21
14–BIT SHIFT REGISTER
7–BIT
÷
A
COUNTER
φ
V
φ
R
MC145158–2 BLOCK DIAGRAM
REFERENCE COUNTER LATCH
PHASE
DETECTOR
B
PHASE
DETECTOR
A
LOCK
DETECT
LD
PDout
fin
OSCin
OSCout
ENB
14
10
7–BIT S/R
DATA
CLK
10
REFout
÷
A COUNTER
LATCH
14–BIT
÷
R COUNTER
14
MC
fR
fV
1–BIT
CONTROL
S/R
10–BIT S/R
÷
N COUNTER
LATCH
10–BIT
÷
N
COUNTER
CONTROL LOGIC
7
7
PIN DESCRIPTIONS
INPUT PINS
fin
Frequency Input (Pin 8)
Input frequency from VCO output. A rising edge signal on
this input decrements the
÷
A and
÷
N counters. This input
has an inverter biased in the linear region to allow use with
ac coupled signals as low as 500 mV p–p. For larger ampli-
tude signals (standard CMOS logic levels), dc coupling may
be used.
CLK, DATA
Shift Clock, Serial Data Inputs (Pins 9, 10)
Each low–to–high transition of the CLK shifts one bit of
data into the on–chip shift registers. The last data bit entered
determines which counter storage latch is activated; a logic 1
selects the reference counter latch and a logic 0 selects the
÷
A,
÷
N counter latch. The data entry format is as follows:
L
M
C
FIRST DATA BIT INTO SHIFT REGISTER
÷
R
M
C
÷
N
FIRST DATA BIT INTO SHIFT REGISTER
÷
A
L
M
L
ENB
Latch Enable Input (Pin 11)
A logic high on this pin latches the data from the shift regis-
ter into the reference divider or
÷
N,
÷
A latches depending on
the control bit. The reference divider latches are activated if
the control bit is at a logic high and the
÷
N,
÷
A latches are
activated if the control bit is at a logic low. A logic low on this
pin allows the user to change the data in the shift registers
without affecting the counters. ENB is normally low and is
pulsed high to transfer data to the latches.
OSCin, OSCout
Reference Oscillator Input/Output (Pins 1, 2)
These pins form an on–chip reference oscillator when con-
nected to terminals of an external parallel resonant crystal.
Frequency setting capacitors of appropriate value must be
connected from OSCin to ground and OSCout to ground.
OSCin may also serve as the input for an externally–gener-
ated reference signal. This signal is typically ac coupled to
OSCin, but for larger amplitude signals (standard CMOS log-
ic levels) dc coupling may also be used. In the external refer-
ence mode, no connection is required to OSCout.
相關(guān)PDF資料
PDF描述
MC145156P2 Parallel-Input PLL Frequency Synthesizer
MC145151FN2 Parallel-Input PLL Frequency Synthesizer
MC145152DW2 Parallel-Input PLL Frequency Synthesizer
MC145155P2 CONNECTOR ACCESSORY
MC145157P2 Parallel-Input PLL Frequency Synthesizer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC145155P 制造商:Motorola Inc 功能描述:
MC145158-2 制造商:Motorola Inc 功能描述:
MC145158DW2 功能描述:IC SER-IN PLL FREQ SYNTH 16-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類(lèi)型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*
MC145158DW2R2 制造商: 功能描述: 制造商:undefined 功能描述:
MC145159FN1R2 制造商:Motorola Inc 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*