- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25620 > MC10153L (ON SEMICONDUCTOR) 10K SERIES, DUAL LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, CDIP16 PDF資料下載
參數(shù)資料
| 型號： | MC10153L |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | 鎖存器 |
| 英文描述： | 10K SERIES, DUAL LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, CDIP16 |
| 封裝： | CERAMIC, DIP-16 |
| 文件頁數(shù)： | 3/8頁 |
| 文件大小： | 127K |
| 代理商： | MC10153L |
MC10153
http://onsemi.com
3
ELECTRICAL CHARACTERISTICS (continued)
TEST VOLTAGE VALUES (Volts)
@ Test Temperature
VIHmax
VILmin
VIHAmin
VILAmax
VEE
–30
°C
–0.890
–1.890
–1.205
–1.500
–5.2
+25
°C
–0.810
–1.850
–1.105
–1.475
–5.2
+85
°C
–0.700
–1.825
–1.035
–1.440
–5.2
Pin
Under
TEST VOLTAGE APPLIED TO PINS LISTED BELOW
(VCC)
Characteristic
Symbol
Under
Test
VIHmax
VILmin
VIHAmin
VILAmax
VEE
(VCC)
Gnd
Power Supply Drain Current
IE
8
13
8
1, 16
Input Current
IinH
3
4
5
13
3
4
5
13
8
1, 16
IinL
3
8
1, 16
Output Voltage
Logic 1
VOH
2
3
4
13
8
1, 16
Output Voltage
Logic 0
VOL
2
3,5
3,13
13
3,4
8
1, 16
Threshold Voltage
Logic 1
VOHA
2
[
2
]
2
]
2
3
4
5
4
13
8
1, 16
Threshold Voltage
Logic 0
VOLA
2
[
2
]
2
]
3
4
5
3
13
8
1, 16
Switching Times
(50
Load)
+1.11 V
Pulse In
Pulse Out
–3.2 V
+2.0 V
Propagation Delay
t3+2+
t4–2+
t5–2+
tsetup
thold
2
3
3*
3
4
5
3
2
8
1, 16
Rise Time
(20 to 80%)
t2+
2
3
2
8
1, 16
Fall Time
(20 to 80%)
t2–
2
3
2
8
1, 16
[ Output level to be measured after a clock pulse has been applied to the clock input (Pin 4)
VIHmax
VILmin
] Data input at proper high/low level while clock pulse is high so that device latches ar proper high/low level for test. Levels are measured after
device has latched.
* Latch set to zero state before test.
Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been
established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained.
Outputs are terminated through a 50–ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the
same manner.
相關PDF資料 |
PDF描述 |
|---|---|
| MC10163L | 10K SERIES, 8-BIT ERROR DETECT AND CORRECT CKT, CDIP16 |
| MC10174FN | 10K SERIES, DUAL 4 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PQCC20 |
| MC10211L | 10K SERIES, DUAL 3-INPUT NOR GATE, CDIP16 |
| MC10231FN | 10K SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PQCC20 |
| MC1033P | MC10 SERIES, DUAL NEGATIVE EDGE TRIGGERED R-S FLIP-FLOP, TRUE OUTPUT, PDIP14 |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC10153P | 制造商:ON Semiconductor 功能描述:Latch Transparent 4-CH D-Type 16-Pin PDIP Rail |
| MC10153P WAF | 制造商:ON Semiconductor 功能描述: |
| MC10153PDS | 制造商:Motorola Inc 功能描述: |
| MC10158FN | 制造商:ON Semiconductor 功能描述:Multiplexer 1-Element ECL 8-IN 20-Pin PLLC Rail |
| MC10158FN WAF | 制造商:ON Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。