MC10E016, MC100E016
http://onsemi.com
2
1
MR
CLK
TCLD
VEE
NC
P0
P1
26
27
28
2
3
4
25
24
23
22
21
20
1
9 18
17
16
15
14
13
12
11
567
89
10
PE CE
P7 P6 P5 VCCO TC
Q7
Q6
VCC
Q5
Q4
Q3
P2 P3 P4 VCCO Q0 Q1
Q2
VCCO
Figure 1. 28Lead Pinout Assignment (Top View)
All VCC and VCCO pins are tied together on the die.
Warning: All VCC, VCCO, and VEE pins must be externally
connected to Power Supply to guarantee proper operation.
Table 1. PIN DESCRIPTION
PIN
FUNCTION
P0 P7
Q0 Q7
CE
PE
MR
CLK
TC
TCLD
NC
VCC, VCCO
VEE
ECL Parallel Data (Preset) Inputs
ECL Data Outputs
ECL Count Enable Control Input
ECL Parallel Load Enable Control Input
ECL Master Reset
ECL Clock
ECL Terminal Count Output
ECL TCLoad Control Input
No Connect
Positive Supply
Negative Supply
Figure 2. 8Bit Binary Counter Logic Counter
Note that this diagram is provided for understanding of
logic operation only. It should not be used for propagation
delays as many gate functions are achieved internally
without incurring a full gate delay.
P1
SLAVE
MASTER
5
TC
Q1
Q0
P7
Q6
Q5
Q4
Q3
Q2
Q1
CE
Q0
BIT 1
CE
Q0
Q0M
BIT 0
PE
TCLD
CE
PO
MR
CLK
BIT 7
BITS 26
Q7
Table 2. FUNCTION TABLE
FUNCTION
CE
PE
TCLD MR
CLK
Load Parallel (Pn to Qn)
X
L
X
L
Z
Continuous Count
L
H
L
Z
Count; Load Parallel on TC = LOW
L
H
L
Z
Hold
H
X
L
Z
Masters Respond, Slaves Hold
X
L
ZZ
Reset (Qn : = LOW, TC : = HIGH)
X
H
X
Z = clock pulse (low to high);
ZZ = clock pulse (high to low)