參數(shù)資料
型號： MB91302APFF-G-001-BNDE1
元件分類： 微控制器/微處理器
英文描述： 32-BIT, MROM, 68 MHz, RISC MICROCONTROLLER, PQFP144
封裝： 0.40 MM PITCH, PLASTIC, LQFP-144
文件頁數(shù)： 90/140頁
文件大?。?/td> 2841K
代理商： MB91302APFF-G-001-BNDE1
MB91301 Series
DS07-16502-4E
53
Instruction Cache Tags
[bit31 to bit9] Address tag
The address tag stores the upper 23 bits of the memory address of the instruction cached in the corresponding
block.
For example, memory address IA of the instruction data stored in sub-block k in block i is obtained from the
following equation:
IA
= address tag × 29 + i × 24 + k × 22
The address tag is used to check for a match with the instruction address requested for access by the CPU.
The CPU and cache behave as follows depending on the result of the tag check:
When the requested instruction data exists in the cache (hit), the cache transfers the data to the CPU within
the cycle.
When the requested instruction data does not exist in the cache (miss), the CPU and cache obtain the data
loaded by external access at the same time.
[bit7 to bit4] SBV3 to SBV0 : Sub-block validation
When SBVn contains "1", the corresponding sub-block holds the current instruction data at the address located
by the tag. Each sub-block usually holds two instructions (excluding immediate-value transfer instructions).
[bit3] TAGV : Tag validation bit
This bit indicates whether the address tag value is valid. When the bit contains "0", the corresponding block is
invalid regardless of the settings of the sub-block validation bits. (The bit is set to "0" when the cache is flushed.)
[bit1] LRU (only in way 1)
This bit exists only in the instruction cache tag in way 1. The bit indicates way 1 or 2 as the way containing the
last entry accessed in the selected set. When set to "1", the LRU bit indicates that the entry of the set in way 1
is the last entry accessed. When set to "0", it indicates that the one in way 2 is the last entry accessed.
[bit0] ETLK : Entry lock
This bit is used to lock all the entries in the block corresponding to the tag in the cache. When the ETLK bit is
set to "1", the entries are locked and are not updated when a cache miss occurs. Note, however, that invalid
sub-blocks are updated. If a cache miss occurs with both of ways 1 and 2 in the entry lock states, access to
external memory takes place after losing one cycle used for evaluating the cache miss.
76
5
4
3
2
10
SBV2
SBV3
SBV1
SBV0
TAGV
LRU
ETLK
31
9
8
76
5
4
3
2
10
SBV2
SBV3
SBV1
SBV0
TAGV
ETLK
31
9
8
Address tag
Way 1
Way 2
Address tag
Vacancy
相關(guān)PDF資料
PDF描述
MB92411-33CR 4 CHANNEL(S), 33 MHz, DMA CONTROLLER, CPGA179
MB95108AHPFM 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PQFP64
MB95108AHPFV 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PQFP64
MB95F108ATSPFV 8-BIT, FLASH, 10 MHz, MICROCONTROLLER, PQFP64
MB95F108AHSPFV 8-BIT, FLASH, 10 MHz, MICROCONTROLLER, PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB91302APFF-G-010-BNDE1 制造商:FUJI 制造商全稱:Fuji Electric 功能描述:32-Bit Proprietary Microcontroller
MB91302APFF-G-020-BNDE1 制造商:FUJITSU 功能描述:IC 32BIT MCU 5V SMD LQFP144
MB91302APFF-G-XXX-BNDE1 制造商:FUJI 制造商全稱:Fuji Electric 功能描述:32-Bit Proprietary Microcontroller
MB91302APM1R-G-020-BNDE1 制造商:FUJITSU 功能描述: 制造商:FUJITSU 功能描述:IC MCU 32BIT FR60 144LQFP 制造商:FUJITSU 功能描述:IC, MCU, 32BIT, FR60, 144LQFP
MB91302APM1R-G-020-JNE1 制造商:FUJITSU 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*